- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379828 > CDB4226 (Cirrus Logic, Inc.) Surround Sound Codec PDF資料下載
參數(shù)資料
| 型號： | CDB4226 |
| 廠商： | Cirrus Logic, Inc. |
| 元件分類： | Codec |
| 英文描述： | Surround Sound Codec |
| 中文描述： | 環(huán)繞聲編解碼器 |
| 文件頁數(shù)： | 18/60頁 |
| 文件大?。?/td> | 1619K |
| 代理商： | CDB4226 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
CS4226
18
DS188F1
Power-up/Reset/Power Down Mode
Upon power up, the user should hold PDN=0 until
the system’s power supply has stabilized. In this
state, the control port is reset to its default settings.
When PDN goes high, the device remains in a low
power mode in which the control port is active, but
CMOUT will not supply current. The desired set-
tings should be loaded in while keeping the RS bit
set to 1. Normal operation is achieved by setting the
RS bit to zero in the Converter Control Byte. Once
set to 0, the part powers up and an offset calibration
occurs. This process lasts approximately 50 ms.
Reset/power down is achieved by lowering the
PDN pin causing the part to enter power down.
Once PDN goes high, the control port is functional
and the desired settings should be loaded in while
keeping the RS bit set to 1. The remainder of the
chip remains in a low power reset state until the RS
bit in the Converter Control Byte is set to 0.
The CS4226 will also enter a stand-by mode if the
master clock source stops for approximately 10
μ
s
or if the LRCK is not synchronous to the master
clock. The control port will retain its current set-
tings when in stand-by mode.
DAC Calibration
Output offset voltage is minimized by an internal
calibration cycle. A calibration will automatically
occur anytime the part comes out of reset, includ-
ing the power-up reset, when the master clock
source to the part changes by changing the CS or CI
bits in the Clock Mode Byte or when the PLL goes
out of lock and then re-locks.
The CS4226 can be re-calibrated whenever de-
sired. A control bit, CAL, in the Converter Control
Byte, is provided to initiate a calibration. The se-
quence is:
1) Set CAL to 1, the CS4226 sets CALP to 1 and
begins to calibrate.
2) CALP will go to 0 when the calibration is com-
pleted.
Additional calibrations can be implemented by set-
ting CAL to 0 and then to 1.
De-Emphasis
The S/PDIF receiver can be enabled to process 24
bits of received data (20 bits of audio data and four
auxiliary bits) or process 20 bits of audio data (no
auxiliary bits). Setting DEM24=0 in the Auxiliary
Port Control Byte, will enable all 24 received data
bits to be processed with de-emphasis when de-em-
phasis is enabled. When setting DEM24=1, the
four auxiliary bits in the receiver data stream will
pass through unchanged and only the 20 audio data
bits will be processed.
The CS4226 is capable of digital de-emphasis for
32, 44.1, or 48 kHz sample rates. Implementation
of digital de-emphasis requires reconfiguration of
the digital filter to maintain the filter response
shown in Figure 9 at multiple sample rates. The
Auxiliary Port Control Byte selects the de-empha-
sis control method. De-emphasis may be enabled
under hardware control, using the DEM pin
(DEM2/1/0=4,5,6), by software control using the
DEM bit (DEM2/1/0=0,1,2,3), or by the emphasis
bits in the channel status data when the S/PDIF re-
ceiver is chosen as the clock source (DEM2/0/1=7).
If no frequency information is present, the filter de-
faults to 44.1 kHz.
Gain
dB
-10dB
0dB
Frequency
T2 = 15
μ
s
T1=50
μ
s
F1
F2
Figure 9. De-emphasis Curve
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CDB4228A | 24-Bit, 96 kHz Surround Sound Codec |
| CDB4228 | 24-Bit, 96 kHz Surround Sound Codec |
| CDB42416 | 110 dB, 192kHz 6-Ch CODEC WITH PLL |
| CDB42418 | 110 dB, 192kHz 8-Ch CODEC WITH PLL |
| CDB42426 | 114 dB, 192kHz 6-Ch CODEC WITH PLL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CDB4227 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Six Channel, 20-Bit Codec |
| CDB4228 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:24-Bit, 96 kHz Surround Sound Codec |
| CDB4228A | 制造商:Cirrus Logic 功能描述:Tools Development kit Kit Con |
| CDB42324 | 功能描述:音頻 IC 開發(fā)工具 Eval Bd 2-In 4-Out Mult. -Ch CODEC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V |
| CDB42325 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:10-In, 6-Out, 2 Vrms Audio CODEC with Headphone |
發(fā)布緊急采購，3分鐘左右您將得到回復。