- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379828 > CDB4224 (Cirrus Logic, Inc.) 24-Bit 105 dB Audio Codec with Volume Control PDF資料下載
參數(shù)資料
| 型號(hào)： | CDB4224 |
| 廠商： | Cirrus Logic, Inc. |
| 元件分類： | Codec |
| 英文描述： | 24-Bit 105 dB Audio Codec with Volume Control |
| 中文描述： | 24位105分貝的音量控制音頻編解碼器 |
| 文件頁數(shù)： | 22/32頁 |
| 文件大小： | 778K |
| 代理商： | CDB4224 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
CS4223 CS4224
22
DS290PP3
8. APPLICATIONS
8.1
The CS4223 is a stand-alone device controlled
through dedicated pins. The CS4224 is controlled
with an external microcontroller using the serial
control port.
Overview
8.2
Grounding and Power Supply
Decoupling
As with any high resolution converter, the
CS4223/4 requires careful attention to power sup-
ply and grounding arrangements to optimize per-
formance. Figures 4 and 5 shows the
recommended power arrangement with VA, VD
and VL connected to clean supplies. Decoupling
capacitors should be located as close to the device
package as possible. If desired, all supply pins may
be connected to the same supply, but a decoupling
capacitor should still be used on each supply pin.
8.3
The operational amplifiers in the input circuitry
driving the CS4223/4 may generate a small DC off-
set into the A/D converter. The CS4223/4 includes
a high pass filter after the decimator to remove any
DC offset which could result in recording a DC lev-
el, possibly yielding "clicks" when switching be-
tween devices in a multichannel system.
High Pass Filter
8.4
The recommended off-chip analog filter is either a
2nd order Butterworth or a 3rd order Butterworth,
if greater out-of-band noise filtering is desired. The
CS4223/4 DAC interpolation filter has been pre-
compensated for an external 2nd order Butterworth
filter with a 3 dB corner at Fs, or a 3rd order But-
terworth filter with a 3 dB corner at 0.75 Fs to pro-
vide a flat frequency response and linear phase over
the passband (see Figure 14 for Fs = 48 kHz). If the
recommended filter is not used, small frequency re-
sponse magnitude and phase errors will occur. In
addition to providing out-of-band noise attenua-
Analog Outputs
tion, the output filters shown in Figure 14 provide
differential to single-ended conversion.
8.5
The CS4223/4 may be operated in either master
mode or slave mode. In master mode, SCLK and
LRCK are outputs which are internally derived
from MCLK. The device will operate in master
mode when a 47 k
pulldown resistor is present on
SDOUT at startup or after reset, see Figure 5.
LRCK and SCLK are inputs to the CS4223/4 when
operating in slave mode. See Figures 8-11 for the
available clocking modes.
Master vs. Slave Mode
8.6
The CS4223/4 includes digital de-emphasis for 32,
44.1, or 48 kHz sample rates. The frequency re-
sponse of the de-emphasis curve, as shown in Fig-
ure 15, will scale proportionally with changes in
samples rate, Fs. The de-emphasis feature is in-
cluded to accommodate older audio recordings that
utilize pre-emphasis as a means of noise reduction.
De-emphasis
De-emphasis control is achieved with the DEM1/0
pins on the CS4223 or through the DEM1-0 bits in
the DSP Port Mode Byte (#5) on the CS4224.
8.7
Power-up / Reset / Power Down
Calibration
Upon power up, the user should hold RST = 0 for
approximately 10 ms. In this state, the control port
is reset to its default settings and the part remains in
the power down mode. At the end of RST, the de-
vice performs an offset calibration which lasts ap-
proximately 50 ms after which the device enters
normal operation. In the CS4224, a calibration may
also be initiated via the CAL bit in the ADC Con-
trol Byte (#1). The CALP bit in the ADC Control
Byte is a read only bit indicating the status of the
calibration.
Reset/Power Down is achieved by lowering the
RST pin causing the part to enter power down.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CDB4223 | 24-Bit 105 dB Audio Codec with Volume Control |
| CDB4225 | Digital Audio Conversion System |
| CDB4226 | Surround Sound Codec |
| CDB4228A | 24-Bit, 96 kHz Surround Sound Codec |
| CDB4228 | 24-Bit, 96 kHz Surround Sound Codec |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CDB4225 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Digital Audio Conversion System |
| CDB4226 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Surround Sound Codec |
| CDB4227 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Six Channel, 20-Bit Codec |
| CDB4228 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:24-Bit, 96 kHz Surround Sound Codec |
| CDB4228A | 制造商:Cirrus Logic 功能描述:Tools Development kit Kit Con |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。