- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄379828 > CDB4222 (Cirrus Logic, Inc.) 20-Bit Stereo Audio Codec with Volume Control PDF資料下載
參數(shù)資料
| 型號(hào)： | CDB4222 |
| 廠(chǎng)商： | Cirrus Logic, Inc. |
| 元件分類(lèi)： | Codec |
| 英文描述： | 20-Bit Stereo Audio Codec with Volume Control |
| 中文描述： | 20帶有音量位立體聲音頻編解碼器控制 |
| 文件頁(yè)數(shù)： | 19/26頁(yè) |
| 文件大小： | 580K |
| 代理商： | CDB4222 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)當(dāng)前第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)
Memory Address Pointer (MAP)
B7
B6
B5
INCR
0
0
B4
0
B3
0
B2
MAP2 MAP1 MAP0
B1
B0
MAP2-MAP0
Register Pointer
INCR
Auto Increment Control Bit
0 - No auto increment
1 - Auto increment on
This register defaults to 00h.
Reserved Byte (0)
This byte is reserved for internal use and must
be set to 00h for normal operation.
This register defaults to 00h.
ADC Control Byte (1)
B7
B6
PDAD HPDR HPDL ADMR ADML
B5
B4
B3
B2
CAL CALP CLKE
B1
B0
PDAD
Power Down ADC
0 - Normal
1 - Power down
HPDR-HPDL
High pass filter defeat, right and left
0 - High pass filters active
1 - High pass filters defeated
ADMR-ADML ADC Muting, right and left
0 - Normal
1 - Output muted
CAL
Calibration control bit
0 - Normal operation
1 - Rising edge initiates calibration
The following bits are read only:
CALP
Calibration status
0 - Calibration done
1 - Calibration in progress
CLKE
Clocking Error
0 - No error
1 - error
This register defaults to 00h.
DAC Control Byte (2)
B7
B6
PDDA MUTC MUTR MUTL SOFT
B5
B4
B3
B2
0
B1
RMP1
B0
RMP0
PDDA
Power Down DAC
0 - Normal
1 - Power down
MUTC
Controls mute on consecutive zeros
function
0 - 512 consecutive zeros will mute DAC
1 - DAC output will not mute on zeros.
MUTR-MUTL Mute control bits
0 - Normal output level
1 - Selected DAC output muted
SOFT
Soft Mute Control
0 - Volume control changes, muting and
mute-on-zeros occur with "ramp"
1 - Volume control changes, muting and
mute-on-zeros occur on zero crossings
RMP1-0
Soft Volume 0.5 dB step rate
0 - 1 step per 8 LRCK’s
1 - 1 step per 4 LRCK’s
2 - 1 step per 16 LRCK’s
3 - 1 step per 32 LRCK’s
This register defaults to 00h.
CS4222
DS236PP3
19
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CDB4224 | 24-Bit 105 dB Audio Codec with Volume Control |
| CDB4223 | 24-Bit 105 dB Audio Codec with Volume Control |
| CDB4225 | Digital Audio Conversion System |
| CDB4226 | Surround Sound Codec |
| CDB4228A | 24-Bit, 96 kHz Surround Sound Codec |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CDB4223 | 制造商:CIRRUS 制造商全稱(chēng):Cirrus Logic 功能描述:24-Bit 105 dB Audio Codec with Volume Control |
| CDB4224 | 制造商:CIRRUS 制造商全稱(chēng):Cirrus Logic 功能描述:24-Bit 105 dB Audio Codec with Volume Control |
| CDB4225 | 制造商:CIRRUS 制造商全稱(chēng):Cirrus Logic 功能描述:Digital Audio Conversion System |
| CDB4226 | 制造商:CIRRUS 制造商全稱(chēng):Cirrus Logic 功能描述:Surround Sound Codec |
| CDB4227 | 制造商:CIRRUS 制造商全稱(chēng):Cirrus Logic 功能描述:Six Channel, 20-Bit Codec |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。