- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379828 > CDB4216 (Cirrus Logic, Inc.) 16-Bit Stereo Audio Codec PDF資料下載
參數(shù)資料
| 型號(hào)： | CDB4216 |
| 廠商： | Cirrus Logic, Inc. |
| 元件分類： | Codec |
| 英文描述： | 16-Bit Stereo Audio Codec |
| 中文描述： | 16位立體聲音頻編解碼器 |
| 文件頁(yè)數(shù)： | 13/58頁(yè) |
| 文件大?。?/td> | 799K |
| 代理商： | CDB4216 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)
Sub-frame Bits 17 to 24
17
18
19
20
21
0
22
ADV
23
LCL
24
RCL
RESERVED
ADV
ADC Valid data bit.
0- Invalid ADC data
1- Valid ADC data
Indicates ADC has completed initialization
after power-up, low power mode,
or mute.
LCL
Left ADC clipping indicator
0- Normal
1- Clipping
Right ADC clipping indicator
0- Normal
1- Clipping
RESERVED bits can be 0 or 1
RCL
Sub-frame Bits 25 to 32
25
ER3
26
ER2
27
ER1
28
ER0
29
Ver3
30
Ver2
31
Ver1
32
Ver0
ER3-ER0 Error Word
0000 - Normal – No errors.
0001 - Input Sub-frame Bit 21 is set.
Control data will not be loaded
0010 - Sync Pulse is incorrect.
Causes the analog output to mute.
0011 - SCLK is outside the allowable
range. Analog output mutes.
CS4216 Version Number
0000 = "A" (see Appendix A)
0001 = "B", "C", . . . (This data sheet)
Ver3-Ver0
Sub-frame Bits 33 to 48
Right ADC Audio Data, MSB first, 2’s comple-
ment coded.
Sub-frame Bits 1 to 16
Left ADC Audio Data, MSB first, 2’s comple-
ment coded.
OUTPUT DATA BIT DEFINITIONS
6
ADC - Left Word
3
0 3
0
0
A
ADC - Right Word
Sub-frame
Word B
Word A
ADC - Left Word
3
0 3
0
0
SM1 and SM2
SM3
ADC - Right Word
D
D
X X
M
M
L
L
A
L
R
Error
Error
Version
Version
M
M
L
L
0 0 0 1 0 0 0 0
0 0 0 1 0 0 0 0
D
D
D
D
0
1
1
2
2
2
2
2
3
2
2
3
5
4
5
5
5
6
6
5
L
R
. X X X
X X X X
X X X X
X X X X
Figure 6. Serial Data Output Format - SM1, SM2, and SM3.
Sub-frame Bits 49 to 60
These bits are reserved, and can be 0 or 1.
Sub-frame Bits 61 to 64
61
DI1
62
DI2
63
DI3
64
DI4
DI1-DI4
These bits follow the state of the Digital
Input pins. In SM3 DI3 and DI4 are used
and unavailable. In SM4 DI2, DI3, & DI4
are not available as input bits.
CS4216
DS83F2
13
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CDB4220 | 24-Bit Stereo Audio Codec with 3V Interface |
| CDB4221 | 24-Bit Stereo Audio Codec with 3V Interface |
| CDB4222 | 20-Bit Stereo Audio Codec with Volume Control |
| CDB4224 | 24-Bit 105 dB Audio Codec with Volume Control |
| CDB4223 | 24-Bit 105 dB Audio Codec with Volume Control |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CDB4220 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:24-Bit Stereo Audio Codec with 3V Interface |
| CDB4221 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:24-Bit Stereo Audio Codec with 3V Interface |
| CDB4222 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:20-Bit Stereo Audio Codec with Volume Control |
| CDB4223 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:24-Bit 105 dB Audio Codec with Volume Control |
| CDB4224 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:24-Bit 105 dB Audio Codec with Volume Control |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。