- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379828 > CDB4215 (Cirrus Logic, Inc.) 16-Bit Multimedia Audio Codec PDF資料下載
參數(shù)資料
| 型號： | CDB4215 |
| 廠商： | Cirrus Logic, Inc. |
| 元件分類： | Codec |
| 英文描述： | 16-Bit Multimedia Audio Codec |
| 中文描述： | 16位多媒體音頻編解碼器 |
| 文件頁數(shù)： | 11/52頁 |
| 文件大?。?/td> | 878K |
| 代理商： | CDB4215 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
after power up. A calibration cycle will occur
immediately after leaving the reset state. A cali-
bration cycle will also occur immediately after
going from control mode to data mode (D/C go-
ing high). When powering up the CS4215, or
exiting the power down state, a minimum of
50 ms must occur, to allow the voltage reference
to settle, before initiating a calibration cycle.
This is achieved by holding RESET low or stay-
ing in control mode for 50 ms after power up or
exiting power down mode. The input offset error
will be calibrated for whichever input channel is
selected (microphone or line, using the IS bit).
Therefore, the IS bit should remain steady while
the codec is calibrating, although the other bits
input to the codec are ignored. Calibration takes
194 FSYNC cycles and SDOUT data bits will be
zero during this period. The A/D Invalid bit, ADI
(bit 7 in data time slot 6), will be high during
calibration and will go low when calibration is
finished.
Parallel Input/Output
Two pins are provided for parallel input/output.
These pins are open drain outputs and require
external pull-up resistors. Writing a zero turns on
the output transistor, pulling the pin to ground;
writing a one turns off the output transistor,
which allows an external resistor to pull the pin
high. When used as an input, a one must be writ-
ten to the pin, thereby allowing an external
device to pull it low or leave it high. These pins
can be read in control mode and their state is
recorded in Control Register 5. These pins can
be written to and read back in data mode using
Data Register 7. Figure 5 shows the Parallel In-
put/Output timing.
Notes:
4.
CONTROL MODE READ - The PIO pins are sampled by a rising edge of SCLK.
3.
DATA MODE READ, WRITE - are tied to the rising edge of FSYNC and CLKOUT.
They are independent of SCLK.
2.
CONTROL MODE READ - The data is sent out, via SDOUT, the same frame.
1.
DATA MODE READ - The data is sent out via SDOUT on the next frame.
Data Mode -Read and Write
Control Mode - Read Only
TSIN
SCLK
1 SCLK
PIO Read
PIO Read
PIO Write
8.5 CLKOUT's
11 CLKOUT's
SCLK
CLKOUT
FSYNC
Figure 5. PIO Pin Timing
CS4215
DS76F2
11
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CDB4216 | 16-Bit Stereo Audio Codec |
| CDB4220 | 24-Bit Stereo Audio Codec with 3V Interface |
| CDB4221 | 24-Bit Stereo Audio Codec with 3V Interface |
| CDB4222 | 20-Bit Stereo Audio Codec with Volume Control |
| CDB4224 | 24-Bit 105 dB Audio Codec with Volume Control |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CDB4216 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:16-Bit Stereo Audio Codec |
| CDB4220 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:24-Bit Stereo Audio Codec with 3V Interface |
| CDB4221 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:24-Bit Stereo Audio Codec with 3V Interface |
| CDB4222 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:20-Bit Stereo Audio Codec with Volume Control |
| CDB4223 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:24-Bit 105 dB Audio Codec with Volume Control |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。