- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379828 > CD82C86H-5 (INTERSIL CORP) CMOS Octal Bus Transceiver PDF資料下載
參數(shù)資料
| 型號(hào)： | CD82C86H-5 |
| 廠商： | INTERSIL CORP |
| 元件分類： | 通用總線功能 |
| 英文描述： | CMOS Octal Bus Transceiver |
| 中文描述： | CMOS SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, CDIP20 |
| 封裝： | CERAMIC, DIP-20 |
| 文件頁(yè)數(shù)： | 3/8頁(yè) |
| 文件大?。?/td> | 109K |
| 代理商： | CD82C86H-5 |
4-319
82C86H
Functional Diagram
Gated Inputs
During normal system operation of a latch, signals on the
bus at the device inputs will become high impedance or
make transitions unrelated to the operation of the latch.
These unrelated input transitions switch the input circuitry
and typically cause an increase in power dissipation in
CMOS devices by creating a low resistance path between
V
CC
and GND when the signal is at or near the input switch-
ing threshold. Additionally, if the driving signal becomes high
impedance (“float” condition), it could create an indetermi-
nate logic state at the inputs and cause a disruption in
device operation.
The Intersil 82C8X series of bus drivers eliminates these
conditions by turning off data inputs when data is latched
(STB = logic zero for the 82C82/83H) and when the device is
disabled (OE = logic one for the 82C86H/87H). These gated
inputs disconnect the input circuitry from the V
CC
and
ground power supply pins by turning off the upper P-channel
and lower N-channel (See Figures 1 and 2). No current flow
from V
CC
to GND occurs during input transitions and invalid
logic states from floating inputs are not transmitted. The next
stage is held to a valid logic level internal to the device.
D.C. input voltage levels can also cause an increase in ICC if
these input levels approach the minimum V
IH
or maximum
V
IL
conditions. This is due to the operation of the input cir-
cuitry in its linear operating region (partially conducting
state). The 82C8X series gated inputs mean that this condi-
tion will occur only during the time the device is in the trans-
parent mode (STB = logic one). ICC remains below the
maximum ICC standby specification of 10
μ
A during the time
inputs are disabled, thereby greatly reducing the average
power dissipation of the 82C8X series devices.
Decoupling Capacitors
The transient current required to charge and discharge the
300pF load capacitance specified in the 82C86H/87H data
sheet is determined by:
Assuming that all outputs change state at the same time and
that dv/dt is constant;
where tR = 20ns, V
CC
= 5.0V, C
L
= 300pF on each eight out-
puts.
This current spike may cause a large negative voltage spike
on V
CC
which could cause improper operation of the device.
To filter out this noise, it is recommended that a 0.1
μ
F
ceramic disc capacitor be placed between V
CC
and GND at
each device, with placement being as near to the device as
possible.
T
B7
B6
B5
B4
B3
B2
B1
B0
A0
A1
A2
A3
A4
A5
A6
A7
OE
I
C
L
dv dt
(
)
=
(EQ. 1)
I
C
L
------------------------------------
)
=
(EQ. 2)
I
80
480mA
300
10
12
–
×
×
(
)
5.0V
0.8
×
(
)
20
10
9
–
×
(
)
×
=
=
(EQ. 3)
STB
DATA IN
V
CC
P
N
V
CC
INTERNAL
DATA
P
P
N
N
FIGURE 1. 82C82/83H
DATA IN
INTERNAL
DATA
V
CC
V
CC
N
N
P
P
P
N
OE
FIGURE 2. 82C86H/87H GATED INPUTS
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CD82C86H | CMOS Octal Bus Transceiver |
| CD82C87H-5 | CMOS Octal Inverting Bus Transceiver |
| CD82C87H | CMOS Octal Inverting Bus Transceiver |
| CD82C88 | CMOS Bus Controller |
| CD82C89 | CMOS Bus Arbiter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CD82C87H | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Octal Inverting Bus Transceiver |
| CD82C87H-5 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Octal Inverting Bus Transceiver |
| CD82C88 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Bus Controller |
| CD82C89 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Bus Arbiter |
| CD83 | 制造商:CDIL 制造商全稱:Continental Device India Limited 功能描述:NPN SILICON POWER TRANSISTOR |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。