- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381520 > ATA555814M01-PP (Atmel Corp.) 1 kbit R/W IDIC with Deterministic Anticollision PDF資料下載
參數(shù)資料
| 型號(hào)： | ATA555814M01-PP |
| 廠商： | Atmel Corp. |
| 英文描述： | 1 kbit R/W IDIC with Deterministic Anticollision |
| 中文描述： | 1千比特讀/寫的確定性防撞投資業(yè)務(wù) |
| 文件頁數(shù)： | 6/42頁 |
| 文件大?。?/td> | 557K |
| 代理商： | ATA555814M01-PP |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
6
4681C–RFID–09/05
ATA5558 [Preliminary]
The blocks 59, 60 and 61 contain Atmel’s manufacturer’s serial number (MSN). The top 4 digits
of block 61 specifiy the IC code of this product. The following byte of block 61 is fixed to E0h
which is the allocation class (ACL) for registered IC manufacturers as defined in TDR 15963-1;
followed by the manufacturer code (MFC), which compliant with ISO/IEC 7816-6/AM1, is defined
as 15h for Atmel. The remaining two blocks contain a 64-bit Atmel unique traceability code. The
data is divided in several sub-groups, a 36-bit lot ID code, a 5-bit wafer number and a 18-bit
sequential die number which represents the physical location of the chip on the processed wafer.
The ICR nibble (4 bits) of this manufacturer serial number (MSN) is used for the IC refer-
ence/version (ICR).
The unique tag identifier (Tag ID) blocks provide an address code with which each tag can be
individually identified and interrogated. These codes are programmed by either the tag system
administrator or the tag manufacturer into blocks 56 to 58. The allocation of individual Identifica-
tion codes must be handled so that an interrogator can never be confronted with two tags with
identical Tag IDs. This is an important issue as the Tag ID is used as the basis for accessing and
sorting tags during anticollision commands
GetID
,
Select
and
SelectGroup
.
The Atmel traceability code (blocks 60 and 59) itself provides a means of unique chip identifica-
tion so that this data content can be used as the Tag ID or a part of the Tag ID by copying it or
part of it into blocks 56 and 57.
The Tag ID code is located in blocks 56 to 58. It is MSB aligned so that it may occupy between
16 and 96 bits (see
Figure 2-4 on page 5
). This Tag ID length is set in the configuration block
(see
Figure 2-7 on page 9
) and has an impact on the time required to complete the anticollision
detection loop so it should be adjusted to suit system requirements. The default preprogrammed
Tag ID length is 64 bits. The anticollision algorithm is based on a bit by bit binary tree elimination,
carried out in parallel on all the Tag IDs within the interrogator field. This starts with the MSB of
the Tag ID (always in bit position 31 of block 56) and continues through to bit position
0
of block
58 or until the Tag ID LSB, indicated by the configuration Tag ID length, is reached.
2.7
Security Levels
The ATA5558 has three levels of security. Firstly, the restricted password access which pre-
vents unauthorized access to both user and system data but allows authorized access using the
correct password. Then a block orientated absolute write lock protection (lock bits) and finally
the Master Key with a security code which has to be set in the configuration block accordingly
(see
Table 2-2 on page 8
and
Figure 2-7 on page 9
).
2.7.1
Password Protection
The user memory is subdivided into continuous page areas which can be configured so that
write or read/write and write operations on blocks within these pages can only be carried out
after the appropriate password has been transmitted to the tag (LoginRead
or
LoginWrite com-
mand). The read and write password protections are independent and user definable. The read
and write passwords are found in blocks 54 and 55 and the page security levels are defined in
the Page Security register of block 62 (see
Figure 2-6 on page 7
).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ATA555814-PAE | 1 kbit R/W IDIC with Deterministic Anticollision |
| ATA555814-PP | 1 kbit R/W IDIC with Deterministic Anticollision |
| ATA555815-DDT | 1 kbit R/W IDIC with Deterministic Anticollision |
| ATA555815-DDW | 1 kbit R/W IDIC with Deterministic Anticollision |
| ATA555815M01-DDT | 1 kbit R/W IDIC with Deterministic Anticollision |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ATA555814-PAE | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:1 kbit R/W IDIC with Deterministic Anticollision |
| ATA555814-PP | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:1 kbit R/W IDIC with Deterministic Anticollision |
| ATA555815C-PP | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI ATA555815C-PP Transponder RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| ATA555815-DDT | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:1 kbit R/W IDIC with Deterministic Anticollision |
| ATA555815-DDW | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:1 kbit R/W IDIC with Deterministic Anticollision |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。