- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381520 > ATA555814M01-PP (Atmel Corp.) 1 kbit R/W IDIC with Deterministic Anticollision PDF資料下載
參數(shù)資料
| 型號： | ATA555814M01-PP |
| 廠商： | Atmel Corp. |
| 英文描述： | 1 kbit R/W IDIC with Deterministic Anticollision |
| 中文描述： | 1千比特讀/寫的確定性防撞投資業(yè)務(wù) |
| 文件頁數(shù)： | 12/42頁 |
| 文件大?。?/td> | 557K |
| 代理商： | ATA555814M01-PP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當(dāng)前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
12
4681C–RFID–09/05
ATA5558 [Preliminary]
3.2.1
Start Gap
The first command gap is usually slighty longer (~20 field clocks) than the following data gaps.
This is referred to as the start gap. All interrogator to tag commands are initiated by such a start
gap. As soon as the clock extractor detects a start gap, the tag’s receive damping is switched
on. This serves to improve the gap detection of all following data gaps.
A start gap can be detected at any time after the completion of the tag’s power on reset delay
sequence (RF field-on plus ~3 ms). If a gap is received during this delay sequence, irrespective
of whether it is part of a command or a start gap, the delay will restarted. Commands or partial
command sequences occurring during the power on reset sequence will not executed.
3.2.2
4PPM Command Encoding
The timing between data gaps depends on the Downlink Data Rate (DDR) in the configuration
register and is nominally 9 or 13 field clocks for a
00
, 17 or 29 field clocks for a
01
, 25 or 46 field
clocks for a
10
and 33 or 61 field clocks for a
11
. The duration of the field gaps themselves lie
between 8 and 20 field clocks. Should no gap be detected for more than the maximum
11
gap
separation (see
Table 3-1
), the tag(s) will terminate the present command decoding mode and, if
enabled release the receive damping. If an error is detected within the command sequence (e.g.
incorrect number of bits received, CRC check failed etc.) the tag will return a dual pattern coded
error to the interrogator and ignore the command. The first two bits of every command constitute
the Start of Command (SOC) and is always
00
. This SOC is used as a timing reference for all
following data (see
Table 3-1
), thus providing an auto-adjustment to allow for varying environ-
mental conditions.
Table 3-1.
Modified Pulse Position Modulation - Timing Parameters
Parameter
Remark
Symbol
DDR = 1 and
Master Key = 6 or 9
Min.
Typ.
DDR = 0 or
Master key
≠
6 or 9
Typ.
Unit
Max.
Min.
Max.
Start gap
S
gap
W
gap
d
ref
d
00
d
01
d
10
d
11
8
10
50
8
10
50
T
c
T
c
T
c
T
c
T
c
T
c
T
c
Write gap
8
10
20
8
10
20
Write data
coding (gap
separation)
Reference data
00
9
–
68
13
–
72
00
data
d
ref
– 3
d
ref
+ 5
d
ref
+ 13
d
ref
+ 21
d
ref
d
ref
+ 4
d
ref
+ 12
d
ref
+ 20
d
ref
+ 28
d
ref
– 7
d
ref
+ 9
d
ref
+ 25
d
ref
+ 41
d
ref
d
ref
+ 8
d
ref
+ 24
d
ref
+ 40
d
ref
+ 56
01
data
d
ref
+ 8
d
ref
+ 16
d
ref
+ 24
d
ref
+ 16
d
ref
+ 32
d
ref
+ 48
10
data
11
data
Notes:
1. All absolute times assume T
C
= 1/f
C
= 8 μs (f
C
= 125 kHz)
2. All the above timing data is that which should appear on the device terminals so that the device can operate correctly.
Depending on the coil used (e.g. Q factor etc.) and the transmission medium, the values implemented in the interrogator
could after slightly.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ATA555814-PAE | 1 kbit R/W IDIC with Deterministic Anticollision |
| ATA555814-PP | 1 kbit R/W IDIC with Deterministic Anticollision |
| ATA555815-DDT | 1 kbit R/W IDIC with Deterministic Anticollision |
| ATA555815-DDW | 1 kbit R/W IDIC with Deterministic Anticollision |
| ATA555815M01-DDT | 1 kbit R/W IDIC with Deterministic Anticollision |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ATA555814-PAE | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:1 kbit R/W IDIC with Deterministic Anticollision |
| ATA555814-PP | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:1 kbit R/W IDIC with Deterministic Anticollision |
| ATA555815C-PP | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI ATA555815C-PP Transponder RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| ATA555815-DDT | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:1 kbit R/W IDIC with Deterministic Anticollision |
| ATA555815-DDW | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:1 kbit R/W IDIC with Deterministic Anticollision |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。