參數(shù)資料
型號(hào): AT91M40008
廠商: Atmel Corp.
英文描述: Incorporates the ARM7TDMI⑩ ARM?? Thumb?? Processor Core
中文描述: 采用了ARM的ARM7TDMI的⑩??拇指??處理器核心
文件頁數(shù): 11/19頁
文件大?。?/td> 234K
代理商: AT91M40008
11
AT91R40008
1732CS
ATARM
02/02
Peripherals
The AT91R40008 microcontroller peripherals are connected to the 32-bit wide Advanced
Peripheral Bus. Peripheral registers are only word accessible
byte and half-word accesses
are not supported. If a byte or a half-word access is attempted, the memory controller auto-
matically masks the lowest address bits and generates a word access.
Each peripheral has a 16-Kbyte address space allocated (the AIC only has a 4-Kbyte address
space).
Peripheral Registers
The following registers are common to all peripherals:
Control Register
write-only register that triggers a command when a one is written to the
corresponding position at the appropriate address. Writing a zero has no effect.
Mode Register
read/write register that defines the configuration of the peripheral.
Usually has a value of 0x0 after a reset.
Data Registers
read and/or write registers that enable the exchange of data between the
processor and the peripheral.
Status Register
read-only register that returns the status of the peripheral.
Enable/Disable/Status Registers are shadow command registers. Writing a one in the
Enable Register sets the corresponding bit in the Status Register. Writing a one in the
Disable Register resets the corresponding bit and the result can be read in the Status
Register. Writing a bit to zero has no effect. This register access method maximizes the
efficiency of bit manipulation and enables modification of a register with a single non-
interruptible instruction, replacing the costly read-modify-write operation.
Unused bits in the peripheral registers are shown as
“–”
and must be written at 0 for upward
compatibility. These bits read 0.
Peripheral Interrupt
Control
The Interrupt Control of each peripheral is controlled from the Status Register using the inter-
rupt mask. The Status Register bits are ANDed to their corresponding interrupt mask bits and
the result is then ORed to generate the Interrupt Source signal to the Advanced Interrupt
Controller.
The interrupt mask is read in the Interrupt Mask Register and is modified with the Interrupt
Enable Register and the Interrupt Disable Register. The enable/disable/status (or mask)
makes it possible to enable or disable peripheral interrupt sources with a non-interruptible sin-
gle instruction. This eliminates the need for interrupt masking at the AIC or Core level in real-
time and multi-tasking systems.
Peripheral Data
Controller
The AT91R40008 microcontroller has a 4-channel PDC dedicated to the two on-chip USARTs.
One PDC channel is dedicated to the receiver and one to the transmitter of each USART.
The user interface of a PDC channel is integrated in the memory space of each USART. It
contains a 32-bit Address Pointer Register (RPR or TPR) in addition to a 16-bit Transfer
Counter Register (RCR or TCR). When the programmed number of transfers are performed, a
status bit indicating the end of transfer is set in the USART Status Register and an interrupt
can be generated.
相關(guān)PDF資料
PDF描述
AT91M40100 ARM THUMB - Based Microcontroller(基于ARM THUMB的微控制器)
AT91M40403 ARM THUMB - Based Microcontroller(基于ARM THUMB的微控制器)
AT91F40416 ARM THUMB - Based Microcontroller(基于ARM THUMB的微控制器)
AT91M40400 AT91 ARM Thumb RISC Microcontrollers(AT91 ARM Thumb技術(shù)RISC微控制器)
AT91M40800-33AU AT91 ARM Thumb Microcontrollers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AT91M40400 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:AT91 ARM Thumb Microcontrollers
AT91M40400_99 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:AT91 ARM Thumb Microcontrollers
AT91M40400-25AC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microcontroller
AT91M40400-25AI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microcontroller
AT91M40400-33AC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microcontroller