- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381493 > AT83C51RB2XXX-SLSIL (ATMEL CORP) Microcontroller PDF資料下載
參數(shù)資料
| 型號： | AT83C51RB2XXX-SLSIL |
| 廠商： | ATMEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Microcontroller |
| 中文描述： | 8-BIT, MROM, 40 MHz, MICROCONTROLLER, PQCC44 |
| 封裝： | PLASTIC, LCC-44 |
| 文件頁數(shù)： | 9/81頁 |
| 文件大?。?/td> | 1082K |
| 代理商： | AT83C51RB2XXX-SLSIL |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁
10
AT80C51RD2/AT83C51Rx2
4113A–8051–09/02
Enhanced Features
In comparison to the original 80C52, the microcontrollers implement the following new
features:
X2 option
Dual Data Pointer
Extended RAM
Programmable Counter Array (PCA)
Hardware Watchdog
4-level Interrupt Priority System
Power-off Flag
Power On Reset
ONCE mode
ALE disabling
Some enhanced features are also located in the UART and the Timer 2
X2 Feature and OSC
Clock Generation
The microcontroller core needs only 6 clock periods per machine cycle. This feature
called ”X2” provides the following advantages:
Divides frequency crystals by 2 (cheaper crystals) while keeping same CPU power.
Saves power consumption while keeping same CPU power (oscillator power
saving).
Saves power consumption by dividing dynamically the operating frequency by 2 in
operating and idle modes.
Increases CPU power by 2 while keeping same crystal frequency.
In order to keep the original C51 compatibility, a divider by 2 is inserted between the
XTAL1 signal and the main clock input of the core (phase generator). This divider may
be disabled by software.
Description
The clock for the whole circuit and peripherals is first divided by two before being used
by the CPU core and the peripherals.
This allows any cyclic ratio to be accepted on XTAL1 input. In X2 mode, as this divider is
bypassed, the signals on XTAL1 must have a cyclic ratio between 40 to 60%.
Figure 2 shows the clock generation block diagram. X2 bit is validated on the rising edge
of the XTAL1
÷
2 to avoid glitches when switching from X2 to standard mode. Figure 3
shows the switching mode waveforms.
Figure 2.
Clock Generation Diagram
XTAL1
2
CKCON0
X2
8-bit Prescaler
F
OSC
F
XTAL
0
1
XTAL1:2
CKRL
CLK Periph
CLK CPU
Idle
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AT83C51RB2XXX-SLSIM | Microcontroller |
| AT83C51RC2XXX-3CSCM | Microcontroller |
| AT83C51RC2XXX-3CSIM | Microcontroller |
| AT83C51RC2XXX-RLTIL | Microcontroller |
| AT83C51RC2XXX-RLTIM | Microcontroller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AT83C51RB2XXX-SLSIM | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Microcontroller |
| AT83C51RC2 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:80C51 High Performance ROM 8-bit Microcontroller |
| AT83C51RC2-3CSUL | 制造商:IRF 制造商全稱:International Rectifier 功能描述:High Performance 8-bit Microcontroller |
| AT83C51RC2-3CSUM | 制造商:IRF 制造商全稱:International Rectifier 功能描述:High Performance 8-bit Microcontroller |
| AT83C51RC2-RLTUL | 制造商:IRF 制造商全稱:International Rectifier 功能描述:High Performance 8-bit Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。