參數(shù)資料
型號： APMOTOR56F8000E
廠商： Freescale Semiconductor
文件頁數(shù)： 102/124頁
文件大?。?/td> 0K
描述： KIT DEMO MOTOR CTRL SYSTEM
標(biāo)準(zhǔn)包裝： 1
附件類型： 電機(jī)控制器
適用于相關(guān)產(chǎn)品： DEMO56F8013，DEMO56F8013-E
相關(guān)產(chǎn)品： MC56F8006VWL-ND - DSC 16K FLASH 32MHZ 28-SOIC
MC56F8006VLF-ND - DSC 16K FLASH 32MHZ 48-LQFP
MC56F8006VLC-ND - DSC 16K FLASH 32MHZ 32-LQFP
MC56F8002VWL-ND - DSC 12K FLASH 32MHZ 28-SOIC
DEMO56F8014-E-ND - BOARD DEMO MC56F8014 W/UNIV PS
DEMO56F8014-ND - BOARD DEMO MC56F8014 W/US PS
DEMO56F8014-EE-ND - BOARD DEMO FOR 56F8014
DEMO56F8013-EE-ND - BOARD DEMO FOR 56F8013
MC56F8014VFAE-ND - IC DIGITAL SIGNAL CTRLR 32-LQFP
MC56F8013VFAE-ND - IC DIGITAL SIGNAL CTLR 32-LQFP
更多...
Resets
56F8014 Technical Data, Rev. 11
Freescale Semiconductor
79
be put into its Standby mode (LRSTDBY) to reduce the power utilization of that regulator.
All peripherals, except the COP/watchdog timer, run at the system clock (peripheral bus) frequency1,
which is the same as the main processor frequency in this architecture. The COP timer runs at
MSTR_OSC / 1024. The maximum frequency of operation is SYS_CLK = 32MHz. The only exception is
the Quad Timer and PWM, which can be configured to operate at three times the system bus rate using
TCR and PCR controls, provided the PLL is active and selected.
6.6 Resets
The SIM supports four sources of reset, as shown in Figure 6-15. The two asynchronous sources are the
external reset pin and the Power-On Reset (POR). The two synchronous sources are the software reset,
which is generated within the SIM itself by writing the SIM_CTRL register in Section 6.3.1, and the COP
reset. The SIM uses these to generate resets for the internal logic. These are outlined in Table 6-4. The
first column lists the four primary resets which are calculated. The JTAG circuitry is reset by the Power-On
Reset. Columns two through five indicate which reset sources trigger these reset signals. The last column
provides additional detail.
Figure 6-15 provides a graphic illustration of the details in Table 6-4. Note that the POR_Delay blocks
use the Relaxation Oscillator Clock as their time base since other system clocks are inactive during this
phase of reset.
1. The Quad Timer and PWM modules can be operated at three times the IPBus clock frequency.
Table 6-4 Primary System Resets
Reset Sources
Reset Signal
POR
External
Software
COP
Comments
EXTENDED_POR
X
Stretched version of POR. Relevant 64
Relaxation Oscillator Clock cycles after
POR deasserts.
CLKGEN_RST
X
Released 32 Relaxation Oscillator Clock
cycles after all reset sources have
released.
PERIP_RST
X
Releases 32 Relaxation Oscillator Clock
cycles after the CLKGEN_RST is
released.
CORE_RST
X
Releases 32 SYS_CLK periods after
PERIP_RST is released.
相關(guān)PDF資料
PDF描述
TCMD-05-S-06.00-01 CABLE ASSEM 2MM 10POS SGL END 6"
8532-09L INDUCTOR 4.7UH POWER SMD
LM4040BEX3-5.0+T IC VREF SHUNT PREC 5V SC-70-3
GBC13DRAN-S734 CONN EDGECARD 26POS .100 R/A SLD
LM4040BEX3-2.5+T IC VREF SHUNT PREC 2.5V SC-70-3
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
APMP100 功能描述:CHEMICAL METERING PUMP. 制造商:3m 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1
AP-MP3 制造商:Rogue Robotics 功能描述:uMP3 Playback Module 3-5 Volt MP3 PCM WAV Interface with PIC
APMR0016 功能描述:MOD APMR 3-PH VAULT DET DIN RAIL RoHS:否 類別:工業(yè)控制，儀表 >> 專用 系列:APMR 標(biāo)準(zhǔn)包裝:1 系列:PSE200 產(chǎn)品目錄頁面:2804 (CN2011-ZH PDF) 其它名稱:606-1016
APMR0086 制造商:Red Lion Controls 功能描述:SIGNAL CONDIT MOD, 3 PH FAULT DET 380V 制造商:Red Lion Controls 功能描述:3 PHASE FAULT DETECTOR 380VAC
APMR0096 制造商:Red Lion Controls 功能描述:Relay, Analog Phase Mod, 480 制造商:Red Lion Controls 功能描述:3 PHASE FAULT DETECTOR 480VAC
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*