- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385099 > AM79Q021VC (Electronic Theatre Controls, Inc.) Quad Subscriber Line Audio-Processing Circuit (QSLAC) Devices PDF資料下載
參數(shù)資料
| 型號： | AM79Q021VC |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Quad Subscriber Line Audio-Processing Circuit (QSLAC) Devices |
| 中文描述： | 四用戶線路音頻處理電路（QSLAC）設(shè)備 |
| 文件頁數(shù)： | 27/68頁 |
| 文件大?。?/td> | 1361K |
| 代理商： | AM79Q021VC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
SLAC Products
27
Therefore, during this multiplexing, the CD1 bit always
has loop-detect status and the CD1B bit always has
ground-key detect status.
This multiplexing state changes almost
instantaneously within the QSLAC device but the SLIC
device may require a slightly longer time period to
respond to this detect state change before its DET
output settles and becomes valid. To accommodate
this delay difference, the internal signals within the
QSLAC device are isolated by 15.625
μ
s before
allowing any change to the CD1 bit and CD1B bit
latches. This operation is further described by the E1
multiplex timing diagram in Figure 9. In this timing
diagram, the E1 signal represents the actual signal
presented to the E1 output pin. The GK Enable pulse
allows CD1 pin data to be routed through the CD1B
latch. The LD Enable pulse allows CD1 pin data to be
routed through the CD1 latch. The uncertain states of
the SLIC
’
s DET output, and the masked times where
that DET data is ignored are shown in this timing
diagram. Using this isolation of masked times, the CD1
and CD1B registers are guaranteed to contain
accurate representations of the SLIC detector output.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79Q02JC | Quad Subscriber Line Audio-Processing Circuit (QSLAC) Devices |
| AM79Q031 | Quad Subscriber Line Audio-Processing Circuit (QSLAC) Devices |
| AM79Q031JC | Quad Subscriber Line Audio-Processing Circuit (QSLAC) Devices |
| AMC1601B | CONTOUR DRAWING & BLOCK DIAGRAM |
| AMC2596 | 150 KHz, 3A STEP DOWN VOLTAGE REGULATOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79Q02JC | 制造商:Advanced Micro Devices 功能描述: |
| AM79Q031 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Quad Subscriber Line Audio-Processing Circuit (QSLAC) Devices |
| AM79Q031JC | 制造商:Advanced Micro Devices 功能描述: |
| AM79Q061JC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| AM79Q061VC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。