- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385099 > AM79Q021JC (Electronic Theatre Controls, Inc.) Quad Subscriber Line Audio-Processing Circuit (QSLAC) Devices PDF資料下載
參數(shù)資料
| 型號(hào)： | AM79Q021JC |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Quad Subscriber Line Audio-Processing Circuit (QSLAC) Devices |
| 中文描述： | 四用戶線路音頻處理電路（QSLAC）設(shè)備 |
| 文件頁(yè)數(shù)： | 44/68頁(yè) |
| 文件大小： | 1361K |
| 代理商： | AM79Q021JC |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)當(dāng)前第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)
44
Am79Q02/021/031 Data Sheet
20, 21. Write/Read SLIC Input/Output Register
(52/53h)
R/W = 0: Write
MPI Command
R/W = 1: Read
RSVD
Reserved for future use. Always write as 0, but 0 is not guaranteed when read.
Pins CD1, CD2, and C3 through C5 are set to 1 or 0. The data appears latched on the CD1,
CD2, and C3 through C5 SLIC I/O pins, provided they were set in the Output mode (see
Command 22). The data sent to any of the pins set to the Input mode is latched, but does not
appear at the pins. The CD1B bit is only valid if the E1 Multiplex mode is enabled (EE1 = 1).
* Power Up and Hardware Reset (
RST
) Value = 00h
22, 23. Write/Read SLIC Input/Output Direction, Read Status Bits
(54/55h)
MPI Command
RSVD
Reserved for future use. Always write as 0, but 0 is not guaranteed when read.
Channel Status (Read status only, write as 0)
CSTAT = 0
CSTAT = 1
Channel is inactive (Standby mode).
Channel is active.
Clock Fail (Read status only, write as 0)
CFAIL* = 0
CFAIL = 1
* The CFAIL bit is independent of the Channel Enable Register.
I/O Direction (Read/Write)
The internal clock is synchronized to frame synch.
The internal clock is not synchronized to frame synch.
IOD5 = 0*
IOD5 = 1
IOD4 = 0*
IOD4 = 1
IOD3 = 0*
IOD3 = 1
IOD2 = 0*
IOD2 = 1
IOD1 = 0*
IOD1 = 1
C5 is an input
C5 is an output
C4 is an input
C4 is an output
C3 is an input
C3 is an output
CD2 is an input
CD2 is an output
CD1 is an input
CD1 is an output
Pins CD1, CD2, and C3 through C5 are set to Input or Output modes individually. Pins C3
–
C5
are not available on the Am79Q031 QSLAC device, and C5 is available only on the Am79Q021
QSLAC device.
* Power Up and Hardware Reset (
RST
) Value = 00h
D
7
0
D
6
1
D
5
0
D
4
1
C5
D
3
0
C4
D
2
0
C3
D
1
1
CD2
D
0
R/W
CD1
Command
I/O Data
RSVD
RSVD
CD1B
D
7
0
D
6
1
D
5
0
D
4
1
D
3
0
D
2
1
D
1
0
D
0
R/W
IOD1
Command
Input Data
RSVD
CSTAT
CFAIL
IOD5
IOD4
IOD3
IOD2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79Q021VC | Quad Subscriber Line Audio-Processing Circuit (QSLAC) Devices |
| AM79Q02JC | Quad Subscriber Line Audio-Processing Circuit (QSLAC) Devices |
| AM79Q031 | Quad Subscriber Line Audio-Processing Circuit (QSLAC) Devices |
| AM79Q031JC | Quad Subscriber Line Audio-Processing Circuit (QSLAC) Devices |
| AMC1601B | CONTOUR DRAWING & BLOCK DIAGRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79Q021JC/T | 制造商:Advanced Micro Devices 功能描述: |
| AM79Q021VC | 制造商:Advanced Micro Devices 功能描述: |
| AM79Q02JC | 制造商:Advanced Micro Devices 功能描述: |
| AM79Q031 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Quad Subscriber Line Audio-Processing Circuit (QSLAC) Devices |
| AM79Q031JC | 制造商:Advanced Micro Devices 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。