- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385099 > AM79Q021 (Electronic Theatre Controls, Inc.) Quad Subscriber Line Audio-Processing Circuit (QSLAC) Devices PDF資料下載
參數(shù)資料
| 型號： | AM79Q021 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Quad Subscriber Line Audio-Processing Circuit (QSLAC) Devices |
| 中文描述： | 四用戶線路音頻處理電路（QSLAC）設(shè)備 |
| 文件頁數(shù)： | 29/68頁 |
| 文件大?。?/td> | 1361K |
| 代理商： | AM79Q021 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
SLAC Products
29
Figure 10. E1 Multiplex Internal Timing
Debounce Filters Operation
Each channel is equipped with two debounce filter
circuits to buffer the logic status of the CD1 and CD2/
CD1B bits of the SLIC I/O Data Register (Commands
20 and 21, 52/53h) before providing filtered bit
’
s
outputs to the Real-Time Data Register (Commands
16 and 17, 4D/4Fh). One filter is used only for the CD1
bit. The other filter acts upon either the CD1B bit if E1
multiplexing is enabled, or on the CD2 bit if the
multiplexing is not enabled.
The CD1 bit normally contains SLIC loop detect
status. The CD1 debouncing time is programmable
with the Debounce Time Register (Commands 45 and
46, C8/C9h), and even though each channel has its
own filter, the programmed value is common to all four
channels. This debounce filter is initially clocked at the
frame sync rate of 125
μ
s, and any occurrence of
changing data at this sample rate resets a
programmable counter. This programmable counter is
clocked at a 1 ms rate, and the programmed count
value of 0 to 15 ms, as defined by the Debounce Time
Register, must be reached before updating the CDA bit
of the Real Time Data register with the CD1 state.
Refer to Figure 11a for this filter
’
s operation.
The ground-key filter (Figure 11b) provides a buffering
of the signal, normally ground key detect, which
appears in the CDB bit of the Real Time Data Register.
Each channel has its own filter, and each filter
’
s time
can be individually programmed. The input to the filter
comes from either the CD2 bit of the SLIC I/O Data
Register (Command 20 and 21, 52/53h), when E1
multiplexing is not enabled, or from the CD1B bit of
that register when E1 multiplexing is enabled. The
feature debounces ground-key signals before passing
them to the Real Time Data Register, although signals
other than ground-key status can be routed to the CD2
pin and then through the registers.
The ground-key debounce filter operates as a duty-
cycle detector and consists of an up/down counter
which can range in value between 0 and 6. This six-state
counter is clocked by the GK timer at the sampling
period of 1
–
15 ms, as programmed by the value of the
four GK bits (GK3, GK2, GK1, GK0) of the Ground-Key
Filter Data register (Commands 52 and 53, E8/E9h).
This sampling period clocks the counter, which buffers
the CD2/CD1B bit
’
s status before it is valid for
presenting to the CDB bit of the Real Time Data
Register. When the sampled value of the ground-key (or
CD2) input is high, the counter is incremented by each
clock pulse. When the sampled value is low, the counter
is decremented. Once the counter increments to its
maximum value of 6, it sets a latch whose output is
routed to the corresponding CDB bit. If the counter
decrements to its minimum value of 0, this latch is
cleared and the output bit is set to zero. All other times,
the latch (and the CDB status) remains in its previous
state without change. It therefore takes at least six
consecutive GK clocks with the debounce input
remaining at the same state to effect an output change.
If the GK bit value is set to zero, the buffering is
bypassed and the input status is passed directly to CDB.
31.25
μ
s
4.923 kHz (64 kHz/13) pulse rate
15.625
μ
s
E1
GK Enable
LD Enable
15.625
μ
s
15.625
μ
s
Pulse Period 203.125
μ
s
DET Output
from SLIC
(CD1 Pin Input)
Contains
Valid GK
Status
Contains
Valid LD
Status
Contains
Valid LD
Status
CD1 Pin
State
Ignored
CD1 Pin
State
Ignored
CD1 Pin
Input Data
Hold Last State
Tracks
DET State
CD1
Register
Operation
Tracks
DET State
CD1B
Register
Operation
Hold Last State
Tracks
DET State
Hold Last State
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79Q021JC | Quad Subscriber Line Audio-Processing Circuit (QSLAC) Devices |
| AM79Q021VC | Quad Subscriber Line Audio-Processing Circuit (QSLAC) Devices |
| AM79Q02JC | Quad Subscriber Line Audio-Processing Circuit (QSLAC) Devices |
| AM79Q031 | Quad Subscriber Line Audio-Processing Circuit (QSLAC) Devices |
| AM79Q031JC | Quad Subscriber Line Audio-Processing Circuit (QSLAC) Devices |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79Q021JC | 制造商:Advanced Micro Devices 功能描述: 制造商:Advanced Micro Devices 功能描述:PCM CODEC, Quad, 44 Pin, Plastic, PLCC 制造商:Analog Devices 功能描述:PCM CODEC, Quad, 44 Pin, Plastic, PLCC |
| AM79Q021JC/T | 制造商:Advanced Micro Devices 功能描述: |
| AM79Q021VC | 制造商:Advanced Micro Devices 功能描述: |
| AM79Q02JC | 制造商:Advanced Micro Devices 功能描述: |
| AM79Q031 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Quad Subscriber Line Audio-Processing Circuit (QSLAC) Devices |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。