- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385099 > AKD5393 (Asahi Kasei Microsystems Co.,Ltd) EVALUATION BOARD REV.A FOR AK5393 PDF資料下載
參數(shù)資料
| 型號(hào)： | AKD5393 |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 英文描述： | EVALUATION BOARD REV.A FOR AK5393 |
| 中文描述： | 評(píng)價(jià)委員會(huì)版本A的AK5393 |
| 文件頁(yè)數(shù)： | 4/22頁(yè) |
| 文件大?。?/td> | 602K |
| 代理商： | AKD5393 |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)
ASAHI KASEI
[AKD5393 Rev.A]
<KM059101>
’00/05
- 4 -
1-2DIT (Optical Link)
PORT1 is used. DIT generates audio Bi-phase signal from received data and which is output through optical
connector (TOTX174). It is possible to connect AKM's D/A converter evaluation boards on the digital-amplifier,
which equips DIR input. There are two kinds of jumper setting depend on the SMODE1 and SMODE2 pin. The
interface signals are output from PORT2. (See the (4)). In case of using external clock through a BNC connector,
select EXT on JP11 (MCLK) and short JP12 (XTE).
[Slave mode] (Default)
[Master mode]
Figure 3. Jumper set up (DIT)
1-3 All interface signals (MCLK, BICK and LRCK) are fed from external circuit. [Slave mode]
Under the following setup, MCLK, LRCK and SCLK signals needed for the A/D to operate could be
Fed through PORT2.
Figure 4. Jumper set up (EXT)
1-4 Feed all interface signals to the external circuit through PORT2.
Please set up as same as 1-2. All interfacing signal which drive AK5393 are output through PORT2.
However, the FSYNC signal is input when the position of the SDATA is needed to be controlled.
[Master, Slave mode]
* Setting for double speed sampling (fs=96kHz)
For the double speed sampling, DFS="L", MCLK=128fs, BICK=64fs(max) are required.
So, when BICK and LRCK are created from 74HC4040 on the board, the crystal oscillator should be changed to
24.576MHz and set JP14 (MCLK2) to 128fs side (see the schematics).
2. BIT CLK (BCF) set up
[JP8] Either 64fs or 128fs for the BCF can be selected. Figure shows 128fs example.
When DFS="H", set JP8 to 64 side.
128:
128fs is fed to AK5393 as BICK.
64:
64fs is fed to AK5393 as BICK.
JP9
JP7
BC
JP11
MCLK
EXT
XTL
JP12
XTE
LR
JP8
64
128
BCF
JP9
JP7
BC
JP11
MCLK
EXT
XTL
JP12
XTE
LR
JP9
JP7
BC
JP11
MCLK
EXT
XTL
JP12
XTE
LR
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AKD5394A | Super High Performance 192kHz 24-Bit ADC |
| AK5394A | RES, 10K 5% 0.1W, 0603 |
| AK5394AVS | Super High Performance 192kHz 24-Bit ADC |
| AKM4550 | JT 41C 41#20 PIN PLUG |
| AK4550 | LOW POWER & SMALL PACKAGE 16BIT CODEC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AKD5393(AKD5393) | 制造商:AKM 制造商全稱:AKM 功能描述:Evaluation board Rev.A for AK5393 |
| AKD5393.(AKD5393) | 制造商:AKM 制造商全稱:AKM 功能描述:Evaluation board Rev.A for AK5393 |
| AKD5393_05 | 制造商:AKM 制造商全稱:AKM 功能描述:professional audio 24bit A/D converter |
| AKD5394A | 制造商:AKM 制造商全稱:AKM 功能描述:24bit A/D converter for professional audio |
| AKD5602A | 制造商:AKM 制造商全稱:AKM 功能描述:Evaluation board for AK5602A |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。