- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄385094 > AK4651 (Asahi Kasei Microsystems Co.,Ltd) 16Bit ツヒ CODEC with MIC/HP/SPK-AMP PDF資料下載
參數(shù)資料
| 型號(hào)： | AK4651 |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 元件分類： | Codec |
| 英文描述： | 16Bit ツヒ CODEC with MIC/HP/SPK-AMP |
| 中文描述： | 16位ツヒ編解碼器麥克風(fēng)/惠普/胰腎聯(lián)合移植腺苷 |
| 文件頁(yè)數(shù)： | 20/66頁(yè) |
| 文件大?。?/td> | 605K |
| 代理商： | AK4651 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)當(dāng)前第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)
ASAHI KASEI
[AK4651]
MS0503-E-00
2006/04
- 20 -
System Clock
A fully integrated analog phase locked loop (PLL) generates a clock that is selected by the PLL1-0 pins (Table 2).
When the external master clock is used, the PLL should be powered-up after the external master clock is input. It takes
0.5ms(typ) for X’tal oscillator to be stable after PR5 bit = “0” which depends on the X’tal. The PLL needs 9ms lock time,
whenever the sampling frequency changes or the PLL is powered-up (VRA bit = “0”
→
“1”).
When the clock input to MCKI pin stops during normal operation of AC-Link (PR4 = PR5 = “0”), the internal PLL
continues to oscillate (a few MHz), and BITCLK output goes to “L” (see Table 3).
MCLK and SYNC must be present whenever the ADC or DAC is operating (PR0 = PR1 = PR3 = PR4 = PR5 = “0”). If
these clocks are not provided, the AK4651 may draw excess current due to its use of internal dynamically refreshed logic.
If the external clocks are not present, the ADC and DAC must be placed in the power-down mode by setting PR0-6 bits.
PLL1
PLL0
L
L
H
L
H
H
Table 2. MCKI Input Frequency
Power up
Frequency set by PLL1-0
pins (Refer to Table 2)
BITCLK pin
12.288MHz Output
MCKI
24.576MHz
Reserved
3.6864MHz
12MHz
Power down
PLL Unlock
MCKI pin
Refer to Table 1
Frequency set by PLL1-0 pins
(Refer to Table 2)
“L”
Input
or
Fixed to “L” or “H” externally
“L”
SYNC pin
Input
Fixed to “L” or “H” externally
Table 3. Clock Operation
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4651VG | 16Bit ツヒ CODEC with MIC/HP/SPK-AMP |
| AK4665A | 20-Bit Stereo CODEC with MIC/HP-AMP |
| AK4665AEN | 20-Bit Stereo CODEC with MIC/HP-AMP |
| AK4671 | Stereo CODEC with MIC/RCV/HP-AMP |
| AK4671EG | Stereo CODEC with MIC/RCV/HP-AMP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4651VG | 制造商:AKM 制造商全稱:AKM 功能描述:16Bit ツヒ CODEC with MIC/HP/SPK-AMP |
| AK4664VQ | 功能描述:IC CODEC STEREO 20BIT LQFP 制造商:akm semiconductor inc. 系列:* 零件狀態(tài):上次購(gòu)買(mǎi)時(shí)間 標(biāo)準(zhǔn)包裝:1,000 |
| AK4665A | 制造商:AKM 制造商全稱:AKM 功能描述:20-Bit Stereo CODEC with MIC/HP-AMP |
| AK4665AEN | 制造商:AKM 制造商全稱:AKM 功能描述:20-Bit Stereo CODEC with MIC/HP-AMP |
| AK4666VQ | 功能描述:IC CODEC STEREO 20BIT LQFP 制造商:akm semiconductor inc. 系列:* 零件狀態(tài):上次購(gòu)買(mǎi)時(shí)間 標(biāo)準(zhǔn)包裝:1,000 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。