- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄374048 > ADV7390BCPZ-REEL (ANALOG DEVICES INC) Low Power, Chip Scale 10-Bit SD/HD Video Encoder PDF資料下載
參數(shù)資料
| 型號(hào)： | ADV7390BCPZ-REEL |
| 廠商： | ANALOG DEVICES INC |
| 元件分類(lèi)： | 顏色信號(hào)轉(zhuǎn)換 |
| 英文描述： | Low Power, Chip Scale 10-Bit SD/HD Video Encoder |
| 中文描述： | COLOR SIGNAL ENCODER, QCC32 |
| 封裝： | 5 X 5 MM, ROHS COMPLIANT, MO-220VHHD-2, LFSCP-32 |
| 文件頁(yè)數(shù)： | 41/96頁(yè) |
| 文件大?。?/td> | 1209K |
| 代理商： | ADV7390BCPZ-REEL |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)當(dāng)前第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)
ADV7390/ADV7391/ADV7392/ADV7393
ADV7390/ADV7391 INPUT CONFIGURATION
The ADV7390/ADV7391 supports a number of different input
modes. The desired input mode is selected using Subaddress 0x01,
Bits[6:4]. The ADV7390/ADV7391 defaults to standard
definition (SD) mode upon power-up. Table 30 provides an
overview of all possible input configurations. Each input mode
is described in detail in this section.
Rev. 0 | Page 41 of 96
Table 30. ADV7390/ADV7391 Input Configuration
Input Mode
P7
000
SD
010
ED/HD-DDR
111
ED (at 54 MHz)
STANDARD DEFINITION
Subaddress 0x01, Bits[6:4] = 000
SD YCrCb data can be input in an interleaved 4:2:2 format over
an 8-bit bus rate of 27 MHz.
A 27 MHz clock signal must be provided on the CLKIN pin. If
required, external synchronization signals can be provided on
the HSYNC and VSYNC pins. Embedded EAV/SAV timing
codes are also supported. The ITU-R BT.601/656 input standard
is supported.
The interleaved pixel data is input on Pin P7 to Pin P0, with P0
being the LSB.
P6
P5
P4
YCrCb
YCrCb
YCrCb
P2
P2
P1
P0
MPEG2
DECODER
CLKIN
P[7:0]
27MHz
YCrCb
ADV7390/
ADV7391
VSYNC,
HSYNC
2
8
0
Figure 49. SD Example Application
ENHANCED DEFINITION/HIGH DEFINITION
Subaddress 0x01, Bits[6:4] = 010
ED or HD YCrCb data can be input in an interleaved 4:2:2
format over an 8-bit DDR bus.
The clock signal must be provided on the CLKIN pin. If
required, external synchronization signals can be provided on
the HSYNC and VSYNC pins. Embedded EAV/SAV timing
codes are also supported.
8-Bit 4:2:2 ED/HD YCrCb Mode (DDR)
In 8-bit DDR 4:2:2 YCrCb input mode, the Y pixel data is input
on Pin P7 to Pin P0 upon either the rising or falling edge of
CLKIN. P0 is the LSB.
The CrCb pixel data is also input on Pin P7 to Pin P0
upon the opposite edge of CLKIN. P0 is the LSB.
Whether the Y data is clocked in upon the rising or falling edge
of CLKIN is determined by Subaddress 0x01, Bits[2:1] (see
Figure 50 and Figure 51).
3FF
00
00
XY
Y0
Y1
Cr0
CLKIN
NOTES
1. SUBADDRESS 0x01 [2:1] SHOULD BE SET TO 00 IN THIS CASE.
Figure 50. ED/HD-DDR Input Sequence (EAV/SAV)—Option A
P[7:0]
Cb0
0
3FF
00
00
XY
Cb0
Cr0
Y1
CLKIN
P[7:0]
Y0
NOTES
1. SUBADDRESS 0x01 [2:1] SHOULD BE SET TO 11 IN THIS CASE.
0
Figure 51. ED/HD-DDR Input Sequence (EAV/SAV)—Option B
MPEG2
DECODER
CLKIN
P[7:0]
INTERLACED TO
PROGRESSIVE
YCrCb
ADV7390/
ADV7391
VSYNC,
HSYNC
8
2
YCrCb
0
Figure 52. ED/HD-DDR Example Application
ENHANCED DEFINITION (AT 54 MHz)
Subaddress 0x01, Bits[6:4] = 111
ED YCrCb data can be input in an interleaved 4:2:2 format over
an 8-bit bus rate of 54 MHz.
A 54 MHz clock signal must be provided on the CLKIN pin.
Embedded EAV/SAV timing codes are supported. External
synchronization signals are not supported in this mode.
The interleaved pixel data is input on Pin P7 to Pin P0, with P0
being the LSB.
3FF
00
00
XY
Cb0
Y0
Y1
Cr0
CLKIN
P[7:0]
0
Figure 53. ED (At 54 MHz) Input Sequence (EAV/SAV)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV7390EBZ | Low Power, Chip Scale 10-Bit SD/HD Video Encoder |
| ADV7391 | Low Power, Chip Scale 10-Bit SD/HD Video Encoder |
| ADV7391BCPZ | Low Power, Chip Scale 10-Bit SD/HD Video Encoder |
| ADV7391BCPZ-REEL | Low Power, Chip Scale 10-Bit SD/HD Video Encoder |
| ADV7391EBZ | Low Power, Chip Scale 10-Bit SD/HD Video Encoder |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV7390EBZ | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Low Power, Chip Scale 10-Bit SD/HD Video Encoder |
| ADV7390WBCPZ | 功能描述:IC VIDEO ENCODER 10BIT 32LFCSP 制造商:analog devices inc. 系列:- 包裝:托盤(pán) 零件狀態(tài):在售 類(lèi)型:視頻編碼器 應(yīng)用:DVD，游戲控制臺(tái)，媒體播放器 電壓 - 電源，模擬:2.6 V ~ 3.46 V 電壓 - 電源，數(shù)字:1.71 V ~ 1.89 V 安裝類(lèi)型:表面貼裝 封裝/外殼:32-WFQFN 裸露焊盤(pán)，CSP 供應(yīng)商器件封裝:32-LFCSP-WQ（5x5） 標(biāo)準(zhǔn)包裝:1 |
| ADV7390WBCPZ-RL | 功能描述:Video Encoder IC DVD, Game Consoles, Media Players 32-LFCSP-WQ (5x5) 制造商:analog devices inc. 系列:- 包裝:帶卷（TR） 零件狀態(tài):有效 類(lèi)型:視頻編碼器 應(yīng)用:DVD，游戲控制臺(tái)，媒體播放器 電壓 - 電源，模擬:2.6 V ~ 3.46 V 電壓 - 電源，數(shù)字:1.71 V ~ 1.89 V 安裝類(lèi)型:表面貼裝 封裝/外殼:32-WFQFN 裸露焊盤(pán)，CSP 供應(yīng)商器件封裝:32-LFCSP-WQ（5x5） 標(biāo)準(zhǔn)包裝:5,000 |
| ADV7391 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Low Power, Chip Scale 10-Bit SD/HD Video Encoder |
| ADV7391BCBZ-A-RL | 功能描述:視頻 IC RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。