參數(shù)資料
型號： ADUC831BS
廠商： ANALOG DEVICES INC
元件分類： 微控制器/微處理器
英文描述： MicroConverter, 12-Bit ADCs and DACs with Embedded 62 kBytes Flash MCU
中文描述： 8-BIT, FLASH, 16.78 MHz, MICROCONTROLLER, PQFP52
封裝： PLASTIC, MQFP-52
文件頁數(shù)： 61/76頁
文件大小： 1211K
代理商： ADUC831BS
REV. 0
ADuC831
–61–
(Ports 0 and 2) are dedicated to bus functions during external
program memory fetches. Port 0 (P0) serves as a multiplexed
address/data bus. It emits the low byte of the program counter
(PCL) as an address, and then goes into a float state awaiting
the arrival of the code byte from the program memory. During
the time that the low byte of the program counter is valid on P0,
the signal ALE (Address Latch Enable) clocks this byte into an
address latch. Meanwhile, Port 2 (P2) emits the high byte of
the program counter (PCH), then
PSEN
strobes the EPROM
and the code byte is read into the ADuC831.
LATCH
EPROM
OE
A8–A15
A0–A7
D0–D7
(INSTRUCTION)
ADuC831
PSEN
P2
ALE
P0
Figure 57. External Program Memory Interface
Note that program memory addresses are always 16 bits wide,
even in cases where the actual amount of program memory used
is less than 64 kBytes. External program execution sacrifices two
of the 8-bit ports (P0 and P2) to the function of addressing the
program memory. While executing from external program memory,
Ports 0 and 2 can be used simultaneously for read/write access
to external data memory, but not for general-purpose I/O.
Though both external program memory and external data memory
are accessed by some of the same pins, the two are completely
independent of each other from a software point of view. For
example, the chip can read/write external data memory while
executing from external program memory.
Figure 58 shows a hardware configuration for accessing up to
64 kBytes of external RAM. This interface is standard to any 8051
compatible MCU.
LATCH
SRAM
OE
A8–A15
A0–A7
D0–D7
(DATA)
ADuC831
RD
P2
ALE
P0
WE
WR
Figure 58. External Data Memory Interface
(64 K Address Space)
If access to more than 64 kBytes of RAM is desired, a feature
unique to the ADuC831 allows addressing up to 16 MBytes
of external RAM simply by adding an additional latch as illustrated
in Figure 59.
LATCH
ADuC831
RD
P2
ALE
P0
WR
LATCH
SRAM
OE
A8–A15
A0–A7
D0–D7
(DATA)
WE
A16–A23
Figure 59. External Data Memory Interface
(16 MBytes Address Space)
In either implementation, Port 0 (P0) serves as a multiplexed
address/data bus. It emits the low byte of the data pointer (DPL)
as an address, which is latched by a pulse of ALE prior to data
being placed on the bus by the ADuC831 (write operation) or
the SRAM (read operation). Port 2 (P2) provides the data
pointer page byte (DPP) to be latched by ALE, followed by the
data pointer high byte (DPH). If no latch is connected to P2,
DPP is ignored by the SRAM, and the 8051 standard of 64 kBytes
external data memory access is maintained.
Power Supplies
The ADuC831’s operational power supply voltage range is 2.7 V
to 5.25 V. Although the guaranteed data sheet specifications are
given only for power supplies within 2.7 V to 3.6 V or
±
10% of
the nominal 5 V level, the chip will function equally well at any
power supply level between 2.7 V and 5.5 V.
Note: Figures 60 and 61 refer to the PQFP package, for the CSP
package connect the extra DV
DD
, DG
ND
, AV
DD
, and AG
ND
in the
same manner. Note: for the CSP package, the bottom paddle
should be left unconnected.
Separate analog and digital power supply pins (AV
DD
and DV
DD,
respectively) allow AV
DD
to be kept relatively free of noisy digital
signals often present on the system DV
DD
line. However, though
you can power AV
DD
and DV
DD
from two separate supplies if
desired, you must ensure that they remain within
±
0.3 V of one
another at all times in order to avoid damaging the chip (as per the
Absolute Maximum Ratings section). Therefore, it is recommended
that unless AV
DD
and DV
DD
are connected directly together, you
connect back-to-back Schottky diodes between them as shown
in Figure 60.
DV
DD
ADuC831
AGND
AV
DD
–
+
0.1 F
10 F
ANALOG SUPPLY
10 F
DGND
0.1 F
DIGITAL SUPPLY
–
+
Figure 60. External Dual-Supply Connections
相關(guān)PDF資料
PDF描述
ADUC836 MicroConverter, Dual 16-Bit-ADCs with Embedded 62 kB Flash MCU
ADUC836BCP MicroConverter, Dual 16-Bit-ADCs with Embedded 62 kB Flash MCU
ADUC836BS MicroConverter, Dual 16-Bit-ADCs with Embedded 62 kB Flash MCU
ADUC842BCP62-3 MicroConverter 12-Bit ADCs and DACs with Embedded High Speed 62-kB Flash MCU
ADUC843BCP62-5 MicroConverter 12-Bit ADCs and DACs with Embedded High Speed 62-kB Flash MCU
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADUC831BS-REEL 制造商:Analog Devices 功能描述:MCU 8-bit ADuC8xx 8052 CISC 62KB Flash 3.3V/5V 52-Pin MQFP T/R
ADUC831BSZ 功能描述:IC ADC/DAC 12BIT W/MCU 52-MQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC8xx 標(biāo)準(zhǔn)包裝:250 系列:56F8xxx 核心處理器:56800E 芯體尺寸:16-位 速度:60MHz 連通性:CAN，SCI，SPI 外圍設(shè)備:POR，PWM，溫度傳感器，WDT 輸入/輸出數(shù):21 程序存儲器容量:40KB（20K x 16） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:6K x 16 電壓 - 電源 (Vcc/Vdd):2.25 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 6x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:48-LQFP 包裝:托盤 配用:MC56F8323EVME-ND - BOARD EVALUATION MC56F8323
ADUC831BSZ-REEL 功能描述:IC MCU 62K FLASH ADC/DAC 52MQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC8xx 標(biāo)準(zhǔn)包裝:38 系列:Encore!® XP® 核心處理器:eZ8 芯體尺寸:8-位 速度:5MHz 連通性:IrDA，UART/USART 外圍設(shè)備:欠壓檢測/復(fù)位，LED，POR，PWM，WDT 輸入/輸出數(shù):16 程序存儲器容量:4KB（4K x 8） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 105°C 封裝/外殼:20-SOIC（0.295"，7.50mm 寬） 包裝:管件 其它名稱:269-4116Z8F0413SH005EG-ND
ADUC832 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter, 12-Bit ADCs and DACs with Embedded 62 kBytes Flash MCU
ADUC832BCP 制造商:Analog Devices 功能描述:MCU 8-Bit ADuC8xx 8052 CISC 62KB Flash 3V/5V 56-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:8BIT CISC 62KB FLASH 16.78MHZ 3.3/5V 56LFCSP - Bulk
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*