參數(shù)資料
型號(hào): ADSP-21MOD980N-000
廠商: ANALOG DEVICES INC
元件分類: 通信及網(wǎng)絡(luò)
英文描述: CAP 27PF 100V 10% X7R AXIAL BULK M-MIL-PRF-39014
中文描述: SPECIALTY TELECOM CIRCUIT, PBGA352
封裝: 35 X 35 MM, PLASTIC, BGA-352
文件頁(yè)數(shù): 9/42頁(yè)
文件大?。?/td> 566K
代理商: ADSP-21MOD980N-000
9
REV. PrB
6/2001
For current information contact Analog Devices at (800) ANALOGD
ADSP-21mod980N
PRELIMINARY TECHNICA L DATA
CLOCK SIGNALS
The ADSP-21mod980N is clocked by a TTL-compatible
clock signal that runs at half the instruction rate; a 40 MHz
input clock yields a 12.5 ns processor cycle, which is equiv-
alent to 80 MHz. Normally, instructions are executed in a
single processor cycle. All device timing is relative to the
internal instruction clock rate, which is indicated by the
CLKOUT signal when enabled. The clock input signal is
connected to the processor
s CLKIN input.
The CLKIN input cannot be halted, changed during oper-
ation, or operated below the specified frequency during
normal operation. The only exception is while the processor
is in the power down state. For additional information, refer
to Chapter 9, ADSP-2100 Family User
s Manual for a
detailed explanation of this power down feature.
Figure 3. Multichannel Modem Configuration
SPORT
21mod980N
ST/CNTL IDMA
SPORT
21mod980N
ST/CNTL IDMA
21mod980N
ST/CNTL IDMA
T1/E1
LINE
INTERFACE
SPORT
T1/E1
LINE
INTERFACE
T1/E1
LINE
INTERFACE
相關(guān)PDF資料
PDF描述
ADSP-21MSP58BST-104 DSP Microcomputers
ADSP-BF531 Blackfin Embedded Processor
ADSP-BF531SBBC400 Metal Connector Backshell
ADSP-BF531SBBZ400 Blackfin Embedded Processor
ADSP-BF531SBST400 Circular Connector Series:97
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-21MSP50ABG-52 制造商:Analog Devices 功能描述:
adsp-21msp50akg-52 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:
ADSP-21MSP50BG-52 制造商:Rochester Electronics LLC 功能描述:- Bulk
ADSP-21MSP50KG-52 制造商:Rochester Electronics LLC 功能描述:- Bulk
ADSP-21MSP52-520010 制造商:Analog Devices 功能描述: