- 您現(xiàn)在的位置：買(mǎi)賣IC網(wǎng) > PDF目錄165354 > ADS5413IPHP (Texas Instruments, Inc.) SINGLE 12-BIT, 65-MSPS IF SAMPLING ANALOG-TO-DIGITAL CONVERTER PDF資料下載
參數(shù)資料
| 型號(hào)： | ADS5413IPHP |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | SINGLE 12-BIT, 65-MSPS IF SAMPLING ANALOG-TO-DIGITAL CONVERTER |
| 中文描述： | 單12位，65 MSPS的中頻采樣模擬到數(shù)字轉(zhuǎn)換器 |
| 文件頁(yè)數(shù)： | 5/18頁(yè) |
| 文件大?。?/td> | 421K |
| 代理商： | ADS5413IPHP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)
ADS5413
SLWS153 DECEMBER 2003
www.ti.com
13
Another possibility is the use of differential input/output
amplifiers that can simplify the driver circuit for applications
requiring input dc coupling. Flexible in their configurations
(see Figure 32), such amplifiers can be used for single ended
to differential conversion, for signal amplification, and for
filtering prior to the ADC.
+
+
VOCM
12 Bit/80 MSPS
IN
5 V
CML
5 V
VS
10
F
0.1
F
10
F 0.1 F
THS4503
Rf
CF
1
F
Rg
0.1
F
RT
RS
ADS5413
Figure 32. Using the THS4503 With the ADS5413
REFERENCE CIRCUIT
The ADS5413 has its own internal reference generation
saving external circuitry in the design. For optimum
performance, it is best to connect both VREFB and VREFT
to ground with a 1-
F and a 0.1-F decoupling capacitor
in parallel and a 0.1-
F capacitor between both pins (see
Figure 33). The band-gap voltage output is not a voltage
source to be used external to the ADS5413. However, it
should be decoupled to ground with a 1-
F and a 0.01-F
capacitor in parallel.
For even more design flexibility, the internal reference can
be disabled using the pin 48. By default, this pin is
internally connected with a 70-k
pulldown resistor to
ground, which enables the internal reference circuit. Tying
this pin to AVDD powers down the internal reference
generator, allowing the user to provide external voltages
for VREFT (pin 9) and VREFB (pin 8). In addition to the
power consumption reduction (typically 56 mW) which is
now transferred to the external circuitry, it also allows for
a precise setting of the input range. To further remove any
variation with external factors, such as temperature or
supply voltage, the user has direct access to the internal
resistor divider, without any intermediate buffering. The
equivalent circuit for the reference input pins is shown in
Figure 26. The core of the ADC is designed for a 1 V
difference between the reference pins. Nevertheless, the
user can use these pins to set a different input range.
Figure 11 shows the variation on SNR and SFDR for a
sampling rate of 65 MHz and a single-tone input of 80 MHz
at 1 dBFS for different VREFTVREFB voltage settings.
0.1
F
1
F
0.1
F
1
F
VREFT
VREFB
0.1
F
1
F
VBG
0.1
F
Figure 33. Internal Reference Usage
CLOCK INPUTS
The ADS5413 clock input can be driven with either a
differential clock signal or a single ended clock input with
little or no difference in performance between the
single-ended and differential-input configurations (see
Figure 17). The common mode of the clock inputs is set
internally to AVDD/2 using 5-k
resistors (see Figure 28).
When driven with a single-ended clock input, it is best to
connect the CLKC input to ground with a 0.01-
F capacitor
(see Figure 34), while CLK is ac-coupled with 0.01
F to
the clock source.
CLK
ADS5413
CLKC
Square Wave or
Sine Wave
1 Vp-p to 3 Vp-p
0.01
F
0.01
F
Figure 34. AC-Coupled Single-Ended Clock Input
The ADS5413 clock input can also be driven differentially.
In this case, it is best to connect both clock inputs to the
differential input clock signal with 0.01-
F capacitors (see
Figure 35). The differential input swing can vary between
1 V and 6 V with little or no performance degradation (see
CLK
ADS5413
CLKC
Differential Square Wave or
Sine Wave
1 Vp-p to 6 Vp-p
0.01
F
0.01
F
Figure 35. AC-Coupled Differential Clock Input
Although the use of the ac-coupled configuration is
recommended to set up the common mode for the clock,
the ADS5413 can be operated with different common
modes for those cases where the ac configuration can not
be used. Figure 18 shows the performance of the
ADS5413 versus different clock common modes.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADS6224IRGZ25 | 2-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC48 |
| ADS7812PB | 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDIP16 |
| ADS7945SRTER | 2-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PQCC16 |
| ADS7945SRTET | 2-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PQCC16 |
| ADS7953SBRHBT | 16-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PQCC32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADS5413IPHPG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Lo-Pwr Anlg to Dig Converter RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS5421 | 制造商:BB 制造商全稱:BB 功能描述:14-Bit, 40MHz Sampling ANALOG-TO-DIGITAL CONVERTER |
| ADS5421EVM | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開(kāi)發(fā)工具 ADS5421 Evaluation Module RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評(píng)估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| ADS5421K5 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:14-Bit, 62MSPS Sampling ANALOG-TO-DIGITAL CONVERTER |
| ADS5421R | 制造商:BB 制造商全稱:BB 功能描述:14-Bit, 40MHz Sampling ANALOG-TO-DIGITAL CONVERTER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。