參數(shù)資料
型號(hào): AD9557BCPZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 83/92頁(yè)
文件大?。?/td> 0K
描述: IC CLOCK TRANSLATOR 40LFCSP
產(chǎn)品變化通告: Minor Mask Change 11/Apr/2012
標(biāo)準(zhǔn)包裝: 1
類(lèi)型: 時(shí)鐘/頻率轉(zhuǎn)換器
PLL:
主要目的: 以太網(wǎng),SONET/SDH
輸入: CMOS,LVDS,LVPECL
輸出: CMOS,HSTL,LVDS
電路數(shù): 1
比率 - 輸入:輸出: 2:2
差分 - 輸入:輸出: 是/是
頻率 - 最大: 1.25GHz
電源電壓: 1.71 V ~ 3.465 V
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 40-VFQFN 裸露焊盤(pán),CSP
供應(yīng)商設(shè)備封裝: 40-LFCSP-VQ(6x6)
包裝: 托盤(pán)
AD9557
Data Sheet
Rev. B | Page 84 of 92
IRQ Monitor (Register 0x0D02 to Register 0x0D07
If not masked via the IRQ mask registers (Register 0x0209 and Register 0x020A), the appropriate IRQ monitor bit is set to Logic 1 when the
indicated event occurs. These bits are cleared only via the IRQ clearing registers (Register 0x0A04 to Register 0A0B), the reset all IRQs bit
(Register 0x0A03[1]), or a device reset.
Table 100. IRQ Monitor for SYSCLK
Address
Bits
Bit Name
Description
0x0D02
[7:6]
Reserved
Reserved.
5
SYSCLK unlocked
Indicates a SYSCLK PLL state transition from locked to unlocked
4
SYSCLK locked
Indicates a SYSCLK PLL state transition from unlocked to locked
3
APLL unlocked
Indicates an output PLL state transition from locked to unlocked
2
APLL locked
Indicates an output PLL state transition from unlocked to locked
1
APLL cal ended
Indicates that APLL calibration is complete
0
APLL cal started
Indicates that APLL in APLL calibration has begun
Table 101. IRQ Monitor for Distribution Sync, Watchdog Timer and EEPROM
Address
Bits
Bit Name
Description
0x0D03
[7:5]
Reserved
4
Pin program end
Indicates successful completion of a ROM load operation
3
Output distribution sync
Indicates a distribution sync event
2
Watchdog timer
Indicates expiration of the watchdog timer
1
EEPROM fault
Indicates a fault during an EEPROM load or save operation
0
EEPROM complete
Indicates successful completion of an EEPROM load or save operation
Table 102. IRQ Monitor for the Digital PLL
Address
Bits
Bit Name
Description
0x0D04
7
Switching
Indicates that the DPLL is switching to a new reference
6
Closed
Indicates that the DPLL has entered closed-loop operation
5
Freerun
Indicates that the DPLL has entered free run mode
4
Holdover
Indicates that the DPLL has entered holdover mode
3
Frequency unlocked
Indicates that the DPLL has lost frequency lock
2
Frequency locked
Indicates that the DPLL has acquired frequency lock
1
Phase unlocked
Indicates that the DPLL has lost phase lock
0
Phase locked
Indicates that the DPLL has acquired phase lock
Table 103. IRQ Monitor for History Update, Frequency Limit and Phase Slew Limit
Address
Bits
Bit Name
Description
0x0D05
[7:5]
Reserved
4
History updated
Indicates the occurrence of a tuning word history update
3
Frequency unclamped
Indicates a frequency limiter state transition from clamped to unclamped
2
Frequency clamped
Indicates a frequency limiter state transition from unclamped to clamped
1
Phase slew unlimited
Indicates a phase slew limiter state transition from slew limiting to not slew limiting
0
Phase slew limited
Indicates a phase slew limiter state transition from not slew limiting to slew limiting
Table 104. IRQ Monitor for Reference Inputs
Address
Bits
Bit Name
Description
0x0D06
7
Reserved
6
REFB validated
Indicates that REFB has been validated
5
REFB fault cleared
Indicates that REFB has been cleared of a previous fault
4
REFB fault
Indicates that REFB has been faulted
3
Reserved
2
REFA validated
Indicates that REFA has been validated
1
REFA fault cleared
Indicates that REFA has been cleared of a previous fault
0
REFA fault
Indicates that REFA has been faulted
0x0D07
[7:0]
Reserved
相關(guān)PDF資料
PDF描述
V375C36M150BG CONVERTER MOD DC/DC 36V 150W
AD9547BCPZ IC CLOCK GEN/SYNCHRONIZR 64LFCSP
D38999/20MF11JN CONN RCPT 11POS WALL MNT W/SCKT
AD9549ABCPZ IC CLOCK GEN/SYNCHRONIZR 64LFCSP
ADN2814ACPZ IC CLOCK/DATA RECOVERY 32LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9557BCPZ-REEL7 功能描述:IC CLK XLATR PLL 1250MHZ 40LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專(zhuān)用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類(lèi)型:時(shí)鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時(shí)鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無(wú)/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:64-TFSOP (0.240",6.10mm 寬) 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件
AD9558 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Quad Input Multiservice Line Card Adaptive
AD9558/PCBZ 功能描述:BOARD EVAL FOR AD9558 RoHS:是 類(lèi)別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:* 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱(chēng):82EBV2081
AD9558BCPZ 功能描述:IC CLOCK TRANSLATOR 64LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專(zhuān)用 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類(lèi)型:時(shí)鐘/頻率發(fā)生器,多路復(fù)用器 PLL:是 主要目的:存儲(chǔ)器,RDRAM 輸入:晶體 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無(wú)/是 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:Digi-Reel® 其它名稱(chēng):296-6719-6
AD9558BCPZ-REEL7 功能描述:IC CLK XLATR PLL 1250MHZ 64LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專(zhuān)用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類(lèi)型:時(shí)鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時(shí)鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無(wú)/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:64-TFSOP (0.240",6.10mm 寬) 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件