參數資料
型號: AD9517-3A/PCBZ
廠商: Analog Devices Inc
文件頁數: 7/80頁
文件大?。?/td> 0K
描述: BOARD EVALUATION FOR AD9517-3A
設計資源: AD9517 Eval Brd Schematics
AD9517 Gerber Files
AD9517-3 BOM
標準包裝: 1
主要目的: 計時,時鐘發(fā)生器
嵌入式:
已用 IC / 零件: AD9517-3A
主要屬性: 2 輸入,12 輸出,2.0GHz VCO
次要屬性: CMOS,LVPECL 和 LVDS 兼容
已供物品:
Data Sheet
AD9517-3
Rev. E | Page 15 of 80
POWER DISSIPATION
Table 17.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
POWER DISSIPATION, CHIP
Power-On Default
1.0
1.2
W
No clock; no programming; default register values;
does not include power dissipated in external resistors
Full Operation; CMOS Outputs at 225 MHz
1.4
2.0
W
PLL on; internal VCO = 2250 MHz; VCO divider = 2;
all channel dividers on; six LVPECL outputs at 562.5 MHz;
eight CMOS outputs (10 pF load) at 225 MHz; all fine
delay on, maximum current; does not include power
dissipated in external resistors
Full Operation; LVDS Outputs at 225 MHz
1.4
2.1
W
PLL on; internal VCO = 2250 MHz, VCO divider = 2;
all channel dividers on; six LVPECL outputs at 562.5 MHz;
four LVDS outputs at 225 MHz; all fine delay on,
maximum current; does not include power dissipated
in external resistors
PD Power-Down
75
185
mW
PD pin pulled low; does not include power dissipated
in terminations
PD Power-Down, Maximum Sleep
31
mW
PD pin pulled low; PLL power-down, Register 0x010[1:0] = 01b;
SYNC power-down, Register 0x230[2] = 1b; REF for distribution
power-down, Register 0x230[1] = 1b
VCP Supply
4
4.8
mW
PLL operating; typical closed-loop configuration
POWER DELTAS, INDIVIDUAL FUNCTIONS
Power delta when a function is enabled/disabled
VCO Divider
30
mW
VCO divider bypassed
REFIN (Differential)
20
mW
All references off to differential reference enabled
REF1, REF2 (Single-Ended)
4
mW
All references off to REF1 or REF2 enabled; differential
reference not enabled
VCO
70
mW
CLK input selected to VCO selected
PLL
75
mW
PLL off to PLL on, normal operation; no reference enabled
Channel Divider
30
mW
Divider bypassed to divide-by-2 to divide-by-32
LVPECL Channel (Divider Plus Output Driver)
160
mW
No LVPECL output on to one LVPECL output on,
independent of frequency
LVPECL Driver
90
mW
Second LVPECL output turned on, same channel
LVDS Channel (Divider Plus Output Driver)
120
mW
No LVDS output on to one LVDS output on; see Figure 8 for
dependence on output frequency
LVDS Driver
50
mW
Second LVDS output turned on, same channel
CMOS Channel (Divider Plus Output Driver)
100
mW
Static; no CMOS output on to one CMOS output on; see
Figure 9 for variation over output frequency
CMOS Driver (Second in Pair)
0
mW
Static; second CMOS output, same pair, turned on
CMOS Driver (First in Second Pair)
30
mW
Static; first output, second pair, turned on
Fine Delay Block
50
mW
Delay block off to delay block enabled; maximum
current setting
相關PDF資料
PDF描述
ADM1191-2ARMZ-R7 IC PWR MONITOR DGTL ALERT 10MSOP
ADCLK954/PCBZ KIT EVAL CLK BUFF ADCLK954
RNF-100-MINI-SPL-3/32-BK HEATSHRINK RNF-100 3/32"X65'BLK
AD9522-0/PCBZ BOARD EVAL FOR AD9522-0 CLK GEN
EBM22DCMT-S288 CONN EDGECARD 44POS .156 EXTEND
相關代理商/技術參數
參數描述
AD9517-3BCPZ 制造商:Analog Devices 功能描述:
AD9517-3BCPZ-REEL7 制造商:Analog Devices 功能描述:
AD9517-3BCPZ-TR 制造商:Analog Devices 功能描述:12-OUTPUT CLOCK GENERATOR WITH INTEGRATED 2.0 GHZ VCO - Tape and Reel
AD9517-4 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Output Clock Generator with Integrated 1.6 GHz VCO
AD9517-4A/PCBZ 功能描述:BOARD EVALUATION FOR AD9517-4A RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱:82EBV2081