- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9372 > ISL12028AIV27Z-T (Intersil)IC RTC/CALENDAR EEPROM 14TSSOP PDF資料下載
參數(shù)資料
| 型號： | ISL12028AIV27Z-T |
| 廠商： | Intersil |
| 文件頁數(shù)： | 5/29頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC RTC/CALENDAR EEPROM 14TSSOP |
| 產(chǎn)品培訓(xùn)模塊： | Solutions for Industrial Control Applications |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 類型： | 時鐘/日歷 |
| 特點(diǎn)： | 警報(bào)器，閏年，監(jiān)控器，監(jiān)視計(jì)時器 |
| 時間格式： | HH:MM:SS（12/24 小時） |
| 數(shù)據(jù)格式： | YY-MM-DD-dd |
| 接口： | I²C，2 線串口 |
| 電源電壓： | 2.7 V ~ 5.5 V |
| 電壓 - 電源，電池： | 1.8 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 14-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 14-TSSOP |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
13
FN8233.9
November 30, 2010
Control Registers (Non-Volatile)
The Control Bits and Registers described in the following are
non-volatile.
BL Register
BP2, BP1, BP0 - Block Protect Bits
The Block Protect Bits, BP2, BP1 and BP0, determine which
blocks of the array are write protected. A write to a protected
block of memory is ignored. The block protect bits will
prevent write operations to one of eight segments of the
array. The partitions are described in Table 3.
INT Register: Interrupt Control and
Frequency Output Register
IM, AL1E, AL0E - Interrupt Control and Status Bits
There are two Interrupt Control bits; Alarm 1 Interrupt Enable
(AL1E) and Alarm 0 Interrupt Enable (AL0E) to specifically
enable or disable the alarm interrupt signal output (IRQ/
FOUT). The interrupts are enabled when either the AL1E or
AL0E or both bits are set to ‘1’ and both the FO1 and FO0
bits are set to 0 (FOUT disabled).
The IM bit enables the pulsed interrupt mode. To enter this
mode, the AL0E or AL1E bits are set to “1”, and the IM bit to
“1”. The IRQ/FOUT output will now be pulsed each time an
alarm occurs. This means that once the interrupt mode
alarm is set, it will continue to alarm for each occurring
match of the alarm and present time. This mode is
convenient for hourly or daily hardware interrupts in
microcontroller applications such as security cameras or
utility meter reading.
In the case that both Alarm 0 and Alarm 1 are enabled, the
IRQ/FOUT pin will be pulsed each time either alarm matches
the RTC (both alarms can provide hardware interrupt). If the
IM bit is also set to "1", the IRQ/FOUT will be pulsed for each
of the alarms as well.
FO1, FO0 - Programmable Frequency Output Bits
These are two output control bits. They select one of three
divisions of the internal oscillator, that is applied to the IRQ/
output. When using this function, the Alarm output function is
disabled.
Oscillator Compensation Registers
There are two trimming options.
- ATR. Analog Trimming Register
- DTR. Digital Trimming Register
These registers are non-volatile. The combination of analog
and digital trimming can give up to -64 to +110 ppm of total
adjustment.
ATR Register - ATR5, ATR4, ATR3, ATR2, ATR1,
ATR0: Analog Trimming Register
Six analog trimming bits, ATR0 to ATR5, are provided in
order to adjust the on-chip load capacitance value for
frequency compensation of the RTC. Each bit has a different
weight for capacitance adjustment. For example, using a
Citizen CFS-206 crystal with different ATR bit combinations
provides an estimated ppm adjustment range from -34ppm
to +80ppm to the nominal frequency compensation.
The effective on-chip series load capacitance, CLOAD,
ranges from 4.5pF to 20.25pF with a mid-scale value of
12.5pF (default). CLOAD is changed via two digitally
controlled capacitors, CX1 and CX2, connected from the X1
TABLE 3. BLOCK PROTECT PARTITIONS
BP2
BP1
BP0
PROTECTED ADDRESSES
ISL12028
ARRAY LOCK
0
None (Default)
None
0
1
180h – 1FFh
Upper 1/4
0
1
0
100h – 1FFh
Upper 1/2
0
1
000h – 1FFh
Full Array
10
0
000h – 03Fh
First 4 Pages
10
1
000h – 07Fh
First 8 Pages
1
0
000h – 0FFh
First 16 Pages
1
000h – 1FFh
Full Array
TABLE 4. PROGRAMMABLE FREQUENCY OUTPUT BITS
FO1
FO0
OUTPUT FREQUENCY
0
Alarm output (FOUT disabled)
0
1
32.768kHz
1
0
4096Hz
11
1Hz
FIGURE 12. DIAGRAM OF ATR
CX1
X1
X2
CRYSTAL
OSCILLATOR
CX2
C
X
16 b5
8b4
4 b3
2b2
1 b1
0.5b0
9
+
+
+
+
+
+
()pF
=
(EQ. 1)
ISL12028, ISL12028A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-B3L-MY-F1 | CONVERTER MOD DC/DC 28V 50W |
| DS1337U/T&R | IC RTC SERIAL 2WIRE LP 8-USOP |
| DS1337S/T&R | IC RTC SERIAL 2WIRE LP 8-SOIC |
| DS1342T+T&R | IC RTC I2C W/ALARM 6TDFN |
| DS1341T+T&R | IC RTC I2C W/ALARM 6TDFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD842JCHIPS | 制造商:AD 制造商全稱:Analog Devices 功能描述:Wideband, High Output Current, Fast Settling Op Amp |
| AD842JH | 制造商:Rochester Electronics LLC 功能描述:HIGH OUTPUT CURRENT AMP - Bulk |
| AD842JHZ | 制造商:Analog Devices 功能描述:OP Amp Single GP ±18V 12-Pin TO-8 制造商:Analog Devices 功能描述:OP AMP SGL GP 18V 12PIN TO-8 - Rail/Tube |
| AD842JN | 制造商:Rochester Electronics LLC 功能描述:WIDEBAND HIGH SPEED OPAMP - Bulk 制造商:Analog Devices 功能描述:IC OP-AMP HIGH SPEED WIDEBAND |
| AD842JNZ | 功能描述:IC OPAMP GP 80MHZ 100MA 14DIP RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 放大器類型:通用 電路數(shù):4 輸出類型:滿擺幅 轉(zhuǎn)換速率:0.028 V/µs 增益帶寬積:105kHz -3db帶寬:- 電流 - 輸入偏壓:3nA 電壓 - 輸入偏移:100µV 電流 - 電源:3.3µA 電流 - 輸出 / 通道:12mA 電壓 - 電源，單路/雙路(±):2.7 V ~ 12 V，±1.35 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:剪切帶 (CT) 其它名稱:OP481GRUZ-REELCT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。