參數(shù)資料
型號: SC16C650BIB48,128
廠商: NXP Semiconductors
文件頁數(shù): 14/48頁
文件大?。?/td> 0K
描述: IC UART SOT313-2
標準包裝: 2,000
通道數(shù): 1,UART
FIFO's: 32 字節(jié)
電源電壓: 2.5V,3.3V,5V
帶自動流量控制功能:
帶IrDA 編碼器/解碼器:
帶故障啟動位檢測功能:
帶調(diào)制解調(diào)器控制功能:
帶CMOS:
安裝類型: 表面貼裝
封裝/外殼: 48-LQFP
供應商設備封裝: 48-LQFP(7x7)
包裝: 帶卷 (TR)
其它名稱: 935274391128
SC16C650BIB48-F
SC16C650BIB48-F-ND
SC16C650B_4
NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 04 — 14 September 2009
21 of 48
NXP Semiconductors
SC16C650B
UART with 32-byte FIFOs and IrDA encoder/decoder
7.4 Interrupt Status Register (ISR)
The SC16C650B provides six levels of prioritized interrupts to minimize external software
interaction. The Interrupt Status Register (ISR) provides the user with six interrupt status
bits. Performing a read cycle on the ISR will provide the user with the highest pending
interrupt level to be serviced. No other interrupts are acknowledged until the pending
interrupt is serviced. Whenever the interrupt status register is read, the interrupt status is
cleared. However, it should be noted that only the current pending interrupt is cleared by
the read. A lower level interrupt may be seen after re-reading the interrupt status bits.
Table 13 “Interrupt source” shows the data values (bits 0:5) for the six prioritized interrupt
levels and the interrupt sources associated with each of these interrupt levels.
Table 13.
Interrupt source
Priority
level
ISR[5]
ISR[4]
ISR[3]
ISR[2]
ISR[1]
ISR[0]
Source of the interrupt
1
0
1
0
LSR (receiver Line Status
Register)
2
0
1
0
RXRDY (Received Data Ready)
2
0
1
0
RXRDY (Receive Data time-out)
3
0
1
0
TXRDY (Transmitter Holding
Register Empty)
4
0
MSR (Modem Status Register)
5
0
1
0
RXRDY (Received Xoff signal) /
Special character
6
1
0
CTS, RTS change of state
Table 14.
Interrupt Status Register bits description
Bit
Symbol
Description
7:6
ISR[7:6]
FIFOs enabled. These bits are set to a logic 0 when the FIFO is not being
used. They are set to a logic 1 when the FIFOs are enabled.
logic 0 or cleared = default condition
5:4
ISR[5:4]
INT priority bits 4:3. These bits are enabled when EFR[4] is set to a logic 1.
ISR[4] indicates that matching Xoff character(s) have been detected. ISR[5]
indicates that CTS, RTS have been generated. Note that once set to a
logic 1, the ISR[4] bit will stay a logic 1 until Xon character(s) are received.
logic 0 or cleared = default condition
3:1
ISR[3:1]
INT priority bits 2:0. These bits indicate the source for a pending interrupt at
interrupt priority levels 1, 2, and 3 (see Table 13).
logic 0 or cleared = default condition
0
ISR[0]
INT status.
logic 0 = an interrupt is pending and the ISR contents may be used as a
pointer to the appropriate interrupt service routine.
logic 1 = no interrupt pending (normal default condition)
相關PDF資料
PDF描述
AT32UC3L016-ZAUR IC MCU AVR32 16K FLASH 48VQFN
ATMEGA88-15MZ MCU AVR 8K FLASH 15MHZ 32-QFN
ATMEGA168P-20MQR MCU AVR 16K FLASH 20MHZ 32-QFN
ATMEGA164A-MCHR IC MCU AVR 16K 20MHZ 44QFN
SC16C2550BIBS,151 IC UART DUAL W/FIFO 32-HVQFN
相關代理商/技術參數(shù)
參數(shù)描述
AD524CD/+ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Instrumentation Amp, Pin-Programmable
AD524CDZ 功能描述:IC AMP INST 1MHZ PREC LN 16CDIP RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標準包裝:2,500 系列:- 放大器類型:通用 電路數(shù):4 輸出類型:- 轉換速率:0.6 V/µs 增益帶寬積:1MHz -3db帶寬:- 電流 - 輸入偏壓:45nA 電壓 - 輸入偏移:2000µV 電流 - 電源:1.4mA 電流 - 輸出 / 通道:40mA 電壓 - 電源,單路/雙路(±):3 V ~ 32 V,±1.5 V ~ 16 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:14-TSSOP 包裝:帶卷 (TR) 其它名稱:LM324ADTBR2G-NDLM324ADTBR2GOSTR
AD524CE 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:
AD524S 制造商:AD 制造商全稱:Analog Devices 功能描述:Precision Instrumentation Amplifier
AD524SCHIPS 制造商:AD 制造商全稱:Analog Devices 功能描述:Precision Instrumentation Amplifier