Table 1-4 Recommended Operating Conditions Parameter Commercial Industrial Military Units Temperature Range* 0 to + " />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉(h脿o)锛� A54SX08-2PL84I
寤犲晢锛� Microsemi SoC
鏂囦欢闋�(y猫)鏁�(sh霉)锛� 4/64闋�(y猫)
鏂囦欢澶у皬锛� 0K
鎻忚堪锛� IC FPGA SX 12K GATES 84-PLCC
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 16
绯诲垪锛� SX
LAB/CLB鏁�(sh霉)锛� 768
杓稿叆/杓稿嚭鏁�(sh霉)锛� 69
闁€(m茅n)鏁�(sh霉)锛� 12000
闆绘簮闆诲锛� 3 V ~ 3.6 V锛�4.75 V ~ 5.25 V
瀹夎椤�(l猫i)鍨嬶細 琛ㄩ潰璨艰
宸ヤ綔婧害锛� -40°C ~ 85°C
灏佽/澶栨锛� 84-LCC锛圝 褰㈠紩绶氾級
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 84-PLCC锛�29.31x29.31锛�
SX Family FPGAs
1- 8
v3.2
Table 1-4
Recommended Operating Conditions
Parameter
Commercial
Industrial
Military
Units
Temperature Range*
0 to + 70
鈥�40 to + 85
鈥�55 to +125
掳C
3.3 V Power Supply Tolerance
卤10
%VCC
5.0 V Power Supply Tolerance
卤5
卤10
%VCC
Note: *Ambient temperature (TA) is used for commercial and industrial; case temperature (TC) is used for military.
Table 1-5
Electrical Specifications
Commercial
Industrial
Units
Symbol
Parameter
Min.
Max.
Min.
Max.
VOH
(IOH = 鈥�20 A) (CMOS)
(IOH = 鈥�8 mA) (TTL)
(IOH = 鈥�6 mA) (TTL)
(VCCI 鈥� 0.1)
2.4
VCCI
(VCCI 鈥� 0.1)
2.4
VCCI
V
VOL
(IOL= 20 A) (CMOS)
(IOL = 12 mA) (TTL)
(IOL = 8 mA) (TTL)
0.10
0.50
V
VIL
0.8
V
VIH
2.0
V
tR, tF
Input Transition Time tR, tF
50
ns
CIO
CIO I/O Capacitance
10
pF
ICC
Standby Current, ICC
4.0
mA
ICC(D)
ICC(D) IDynamic VCC Supply Current
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
A54SX16P-2VQ100 IC FPGA SX 24K GATES 100-VQFP
A54SX16P-1VQ100I IC FPGA SX 24K GATES 100-VQFP
A54SX16P-1VQG100I IC FPGA SX 24K GATES 100-VQFP
HMC49DREN-S734 CONN EDGECARD 98POS .100 EYELET
HMC49DREH-S734 CONN EDGECARD 98POS .100 EYELET
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
A54SX08-2PLG84 鍔熻兘鎻忚堪:IC FPGA SX 12K GATES 84-PLCC RoHS:鏄� 椤�(l猫i)鍒�:闆嗘垚闆昏矾 (IC) >> 宓屽叆寮� - FPGA锛堢従(xi脿n)鍫�(ch菐ng)鍙法绋嬮杸(m茅n)闄e垪锛� 绯诲垪:SX 妯�(bi膩o)婧�(zh菙n)鍖呰:40 绯诲垪:SX-A LAB/CLB鏁�(sh霉):6036 閭忚集鍏冧欢/鍠厓鏁�(sh霉):- RAM 浣嶇附瑷�(j矛):- 杓稿叆/杓稿嚭鏁�(sh霉):360 闁€(m茅n)鏁�(sh霉):108000 闆绘簮闆诲:2.25 V ~ 5.25 V 瀹夎椤�(l猫i)鍨�:琛ㄩ潰璨艰 宸ヤ綔婧害:0°C ~ 70°C 灏佽/澶栨:484-BGA 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:484-FPBGA锛�27X27锛�
A54SX08-2PLG84I 鍔熻兘鎻忚堪:IC FPGA SX 12K GATES 84-PLCC RoHS:鏄� 椤�(l猫i)鍒�:闆嗘垚闆昏矾 (IC) >> 宓屽叆寮� - FPGA锛堢従(xi脿n)鍫�(ch菐ng)鍙法绋嬮杸(m茅n)闄e垪锛� 绯诲垪:SX 妯�(bi膩o)婧�(zh菙n)鍖呰:40 绯诲垪:SX-A LAB/CLB鏁�(sh霉):6036 閭忚集鍏冧欢/鍠厓鏁�(sh霉):- RAM 浣嶇附瑷�(j矛):- 杓稿叆/杓稿嚭鏁�(sh霉):360 闁€(m茅n)鏁�(sh霉):108000 闆绘簮闆诲:2.25 V ~ 5.25 V 瀹夎椤�(l猫i)鍨�:琛ㄩ潰璨艰 宸ヤ綔婧害:0°C ~ 70°C 灏佽/澶栨:484-BGA 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:484-FPBGA锛�27X27锛�
A54SX08-2PQ208 鍔熻兘鎻忚堪:IC FPGA SX 12K GATES 208-PQFP RoHS:鍚� 椤�(l猫i)鍒�:闆嗘垚闆昏矾 (IC) >> 宓屽叆寮� - FPGA锛堢従(xi脿n)鍫�(ch菐ng)鍙法绋嬮杸(m茅n)闄e垪锛� 绯诲垪:SX 妯�(bi膩o)婧�(zh菙n)鍖呰:40 绯诲垪:SX-A LAB/CLB鏁�(sh霉):6036 閭忚集鍏冧欢/鍠厓鏁�(sh霉):- RAM 浣嶇附瑷�(j矛):- 杓稿叆/杓稿嚭鏁�(sh霉):360 闁€(m茅n)鏁�(sh霉):108000 闆绘簮闆诲:2.25 V ~ 5.25 V 瀹夎椤�(l猫i)鍨�:琛ㄩ潰璨艰 宸ヤ綔婧害:0°C ~ 70°C 灏佽/澶栨:484-BGA 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:484-FPBGA锛�27X27锛�
A54SX08-2PQ208I 鍔熻兘鎻忚堪:IC FPGA SX 12K GATES 208-PQFP RoHS:鍚� 椤�(l猫i)鍒�:闆嗘垚闆昏矾 (IC) >> 宓屽叆寮� - FPGA锛堢従(xi脿n)鍫�(ch菐ng)鍙法绋嬮杸(m茅n)闄e垪锛� 绯诲垪:SX 鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 鐗硅壊鐢�(ch菐n)鍝�:Cyclone? IV FPGAs 妯�(bi膩o)婧�(zh菙n)鍖呰:60 绯诲垪:CYCLONE® IV GX LAB/CLB鏁�(sh霉):9360 閭忚集鍏冧欢/鍠厓鏁�(sh霉):149760 RAM 浣嶇附瑷�(j矛):6635520 杓稿叆/杓稿嚭鏁�(sh霉):270 闁€(m茅n)鏁�(sh霉):- 闆绘簮闆诲:1.16 V ~ 1.24 V 瀹夎椤�(l猫i)鍨�:琛ㄩ潰璨艰 宸ヤ綔婧害:0°C ~ 85°C 灏佽/澶栨:484-BGA 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:484-FBGA锛�23x23锛�
A54SX08-2PQ208M 鍒堕€犲晢:鏈煡寤犲 鍒堕€犲晢鍏ㄧū(ch膿ng):鏈煡寤犲 鍔熻兘鎻忚堪:54SX Family FPGAs