- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8081 > 74LVC543APW,118 (NXP Semiconductors)IC REGISTERED TXRX 8BIT 24TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | 74LVC543APW,118 |
| 廠商： | NXP Semiconductors |
| 文件頁(yè)數(shù)： | 1/20頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC REGISTERED TXRX 8BIT 24TSSOP |
| 產(chǎn)品培訓(xùn)模塊： | Logic Packages |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 系列： | 74LVC |
| 邏輯類型： | 寄存收發(fā)器，非反相 |
| 元件數(shù)： | 1 |
| 每個(gè)元件的位元數(shù)： | 8 |
| 輸出電流高，低： | 24mA，24mA |
| 電源電壓： | 1.2 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 24-TSSOP |
| 包裝： | 帶卷 (TR) |
| 其它名稱： | 74LVC543APW-T 74LVC543APW-T-ND 935245870118 |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)
1.
General description
The 74LVC543A is an octal registered transceiver containing two sets of D-type latches
for temporary storage of the data flow in either direction. Separate latch enable inputs
(pins LEAB and LEBA) and output enable inputs (pins OEAB and OEBA), are provided for
each register. The separate inputs permit independent control of input and output in either
direction of the data flow.
The 74LVC543A contains eight D-type latches, with separate inputs and controls for each
set. For data flow from pins A to B, the A to B enable input (pin EAB) must be LOW. The
LOW state enables data entry from pins A0 to A7 or from pins B0 to B7, as indicated in
Table 3. With pin EAB LOW, a LOW signal on the A to B latch enable input (pin LEAB)
makes the A to B latches transparent. A subsequent LOW-to-HIGH transition on pin LEAB
puts the A data into the latches where it is stored. The B outputs no longer change with
the A inputs. With pins EAB and OEAB both LOW, the 3-state B output buffers are active
and display the data present at the outputs of the A latches.
2.
Features and benefits
5 V tolerant inputs/ouputs for interfacing with 5 V logic
Supply voltage range from 1.2 V to 3.6 V
CMOS low-power consumption
Direct interface with TTL levels
8-bit positive transceiver with D-type latch
Back-to-back registers for storage
Separate controls for data flow in each direction
3-state non-inverting outputs for bus-oriented applications
High-impedance when VCC = 0 V
Complies with JEDEC standard:
JESD8-7A (1.65 V to 1.95 V)
JESD8-5A (2.3 V to 2.7 V)
JESD8-C/JESD36 (2.7 V to 3.6 V)
ESD protection:
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-B exceeds 200 V
CDM JESD22-C101E exceeds 1000 V
Specified from
40 C to +85 C and 40 C to +125 C
74LVC543A
Octal D-type registered transceiver; 3-state
Rev. 8 — 18 December 2012
Product data sheet
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| OSTV7217150 | TERM BLOCK PLUG 5.0MM 21POS |
| 74ALVCH162245DL,11 | IC TRANSCVR 16BIT NON-INV 48SSOP |
| ULS-5/12-D48PH-C | CONVERT DC/DC 5V @ 12A POS CC |
| ULS-12/5-D48PH-C | CONVERT DC/DC 12V @ 5A POS CC |
| ULS-3.3/20-D48PH-C | CONVERT DC/DC 3.3V @ 20A POS CC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74LVC543APW-T | 功能描述:總線收發(fā)器 3.3V OCTAL REG XCVR 3-S RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| 74LVC544AD | 功能描述:總線收發(fā)器 OCTAL LATCHED TRANSCEIVER W/DU RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| 74LVC544AD,112 | 功能描述:總線收發(fā)器 OCTAL LATCHED RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| 74LVC544AD,118 | 功能描述:總線收發(fā)器 OCTAL LATCHED RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| 74LVC544ADB | 功能描述:總線收發(fā)器 OCTAL LATCHED TRANSCEIVER W/DU RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。