參數(shù)資料
型號(hào): 71V25761SA200BG
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: SRAM
英文描述: 128K X 36 CACHE SRAM, 3.1 ns, PBGA119
封裝: BGA-119
文件頁數(shù): 13/22頁
文件大?。?/td> 627K
代理商: 71V25761SA200BG
6.42
20
IDT71V25761, IDT71V25781, 128K x 36, 256K x 18, 3.3V Synchronous SRAMs with
2.5V I/O, Pipelined Outputs, Burst Counter, Single Cycle Deselect
Commercial and Industrial Temperature Ranges
NOTES:
1. Device outputs = All device outputs except TDO.
2. Device inputs = All device inputs except TDI, TMS, and
TRST.
Instruction Field
Value
Description
Revision Number (31:28)
0x2
Reserved for version number.
IDT Device ID (27:12)
0x23D, 0x23F
Defines IDT part number 71V25761SA and 71V25781SA, respectively.
IDT JEDEC ID (11:1)
0x33
Allows unique identification of device vendor as IDT.
ID Register Indicator Bit (Bit 0)
1
Indicates the presence of an ID register.
I5297 tbl 02
JTAG Identification Register Definitions (SA Version only)
Instruction
Description
OPCODE
EXTEST
Forces contents of the boundary scan cells onto the device outputs(1).
Places the boundary scan register (BSR) between TDI and TDO.
0000
SAMPLE/PRELOAD
Places the boundary scan register (BSR) between TDI and TDO.
SAMPLE allows data from device inputs(2) and outputs(1) to be captured
in the boundary scan cells and shifted serially through TDO. PRELOAD
allows data to be input serially into the boundary scan cells via the TDI.
0001
DEVICE_ID
Loads the JTAG ID register (JIDR) with the vendor ID code and places
the register between TDI and TDO.
0010
HIGHZ
Places the bypass register (BYR) between TDI and TDO. Forces all
device o utput drivers to a High-Z state.
0011
RESERVED
Several combinations are reserved. Do not use codes other than those
identified for EXTEST, SAMPLE/PRELOAD, DEVICE_ID, HIGHZ, CLAMP,
VALIDATE and BYPASS instructions.
0100
RESERVED
0101
RESERVED
0110
RESERVED
0111
CLAMP
Uses BYR. Forces contents of the boundary scan cells onto the device
outputs. Places the byp ass registe r (BYR) between TDI and TDO.
1000
RESERVED
Same as above.
1001
RESERVED
1010
RESERVED
1011
RESERVED
1100
VALIDATE
Automatically loaded into the instruction register whenever the TAP
controller passes through the CAPTURE-IR state. The lower two bits '01'
are mand ated by the IEEE std. 1149.1 specification.
1101
RESERVED
Same as above.
1110
BYPASS
The BYPASS instruction is used to truncate the boundary scan register
as a single bit in length.
1111
I5297 tbl 04
Available JTAG Instructions
相關(guān)PDF資料
PDF描述
7P2FLV242I15 1M X 16 FLASH 3V PROM CARD, 150 ns, XMA68
7P2FLV520C25 1M X 16 FLASH 3V PROM CARD, 250 ns, XMA68
7P6FLV242C25 3M X 16 FLASH 3V PROM CARD, 250 ns, XMA68
7P2FLV212I15 1M X 16 FLASH 3V PROM CARD, 150 ns, XMA68
7P2FLV522I15 1M X 16 FLASH 3V PROM CARD, 150 ns, XMA68
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
71V25761YS200PFG 功能描述:IC SRAM 4.5MBIT 200MHZ 100TQFP 制造商:idt, integrated device technology inc 系列:- 包裝:托盤 零件狀態(tài):過期 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 同步 存儲(chǔ)容量:4.5M(128K x 36) 速度:200MHz 接口:并聯(lián) 電壓 - 電源:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C(TA) 封裝/外殼:100-LQFP 供應(yīng)商器件封裝:100-TQFP(14x20) 標(biāo)準(zhǔn)包裝:72
71V2576S133PFG 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Sync Single 3.3V 4.5M-Bit 128K x 36 4.2ns 100-Pin TQFP Tray
71V2576S133PFG8 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Sync Single 3.3V 4.5M-Bit 128K x 36 4.2ns 100-Pin TQFP T/R
71V2576S150PF8 制造商:Integrated Device Technology Inc 功能描述:71V2576S150PF8, 4.5MBIT SRAM CHIP SYNC SINGLE 3.3V 128K X 36 - Trays 制造商:Integrated Device Technology Inc 功能描述:IDT 71V2576S150PF8, 4.5MBit SRAM Chip Sync Single 3.3V 128K x 36 3.8ns 100-Pin TQFP T/R
71V30L25TF 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 1Kx8 ASYNCHRONOUS 3.3V DUAL-PORT RAM RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray