- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375056 > 71256T36-67 (Cypress Semiconductor Corp.) 256K x 18 Synchronous-Pipelined Cache Tag RAM PDF資料下載
參數(shù)資料
| 型號： | 71256T36-67 |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | 256K x 18 Synchronous-Pipelined Cache Tag RAM |
| 中文描述： | 256 × 18的同步高速緩存標記內存流水線 |
| 文件頁數(shù)： | 16/24頁 |
| 文件大?。?/td> | 244K |
| 代理商： | 71256T36-67 |
CY7C1359A/GVT71256T18
Document #: 38-05120 Rev. **
Page 16 of 24
AC Test Loads and Waveforms
(a)
ALL INPUT PULSES
2.5V
0V
90%
10%
90%
10%
≤
1.8 ns
≤
1.8 ns
(c)
(b)
Vt = 1.25V
30 pF
DQ
Z
0
= 50
50
DQ
+2.5v
1,667
1,538
5 pF
(b)
Switching Characteristics
Over the Operating Range
[27]
-6
166 MHz
Min.
-6.7
150 MHz
Min.
-7.5
133 MHz
Min.
-10
100 MHz
Min.
Parameter
Clock
t
KC
t
KF
t
KH
t
KL
Output Times
t
KQ
t
KM
t
KQX
t
KMX
t
KQLZ
t
KQHZ
t
OEQ
t
MOEM
t
OELZ
t
MOELZ
t
OEHZ
t
MOEHZ
Set-up Times
t
S
Hold Times
t
H
Notes:
27. Test conditions as specified with the output loading as shown in part (a) of AC Test Loads unless otherwise noted.
28. Output loading is specified with C
= 5 pF as in AC Test Loads.
29. At any given temperature and voltage condition, t
is less than t
, t
is less than t
and t
is less than t
.
30. OE is a
“
Don
’
t Care
”
after a write cycle begins To prevent bus contention, OE should be negated prior before the start of write cycle.
31. This is a synchronous device. All synchronous inputs must meet specified set-up and hold time, except for
“
don
’
t care
”
as defined in the truth table.
Description
Max.
Max.
Max.
Max.
Unit
Clock Cycle Time
6.0
6.7
7.5
8.5
ns
Clock Frequency
Clock HIGH Time
2.4
2.4
2.6
2.6
2.8
2.8
3.4
3.4
ns
ns
Clock LOW Time
Clock to Output Valid
Clock to MATCH Valid
Clock to Output Invalid
Clock to MATCH Invalid
Clock to Output in Low-Z
[17, 28, 29]
Clock to Output in High-Z
[17, 28, 29]
OE to Output Valid
[30]
MOE to MATCH Valid
[30]
OE to Output in Low-Z
[17, 28, 29]
MOE to MATCH in Low-Z
[17, 28, 29]
OE to Output in High-Z
[17, 28, 29]
MOE to MATCH in High-Z
[17, 28, 29]
3.5
3.8
4.0
4.0
ns
1.5
1.5
1.5
1.5
ns
0
0
0
0
ns
ns
ns
1.5
6.0
3.5
1.5
6.7
3.5
1.5
7.5
3.8
1.5
8.5
3.8
0
0
0
0
ns
3.5
3.5
3.8
3.8
ns
Address, Controls, and Data In
[31]
1.5
1.5
1.5
2.0
ns
Address, Controls, and Data In
[31]
0.5
0.5
0.5
0.5
ns
相關PDF資料 |
PDF描述 |
|---|---|
| 71256T36-75 | 256K x 18 Synchronous-Pipelined Cache Tag RAM |
| 7143 | Integrated Circuit Audio Power Amplifier, 20W |
| 74123 | Dual Retriggerable One-Shot with Clear and Complementary Outputs |
| 74174 | Hex/Quad D-Type Flip-Flop with Clear |
| 7420 | Dual 4-Input NAND Gate |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 71256T36-75 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:256K x 18 Synchronous-Pipelined Cache Tag RAM |
| 71256TTSA15Y | 制造商:IDT from Components Direct 功能描述:71256TTSA15Y, 256KBIT SRAM CHIP ASYNC SINGLE 5V 32K X 8 15NS - Rail/Tube 制造商:IDT 功能描述:IDT 71256TTSA15Y, 256KBit SRAM Chip Async Single 5V 32K x 8 15ns 28-Pin SOJ Tube |
| 71257-0000 | 功能描述:71257-0-CARDBUSI HDR ASS'Y RoHS:否 類別:連接器，互連式 >> 存儲器 - PC 卡 - 連接器 系列:- 產品目錄繪圖:67600-8001 標準包裝:1 系列:67600 卡類型:安全數(shù)字式 - SD 位置數(shù):12（9 + 3） 連接器類型:連接器和彈出器 插入，移除方法:推入式，推出式 彈出器側:- 安裝類型:表面貼裝，直角 特點:開關 板上方高度:0.110"（2.80mm） 安裝特點:正常，標準 - 頂部 包裝:Digi-Reel® 觸點表面涂層:金 觸點涂層厚度:2µin（0.05µm） 其它名稱:WM19017DKR |
| 71257-0000LF | 功能描述:記憶卡連接器 CARDBUS HSR ASSY RoHS:否 制造商:Yamaichi Electronics 產品:Card Connectors 卡類型:microSD 類型: 節(jié)距: 方向: 安裝風格:SMD/SMT 端接類型: 排數(shù): 觸點數(shù)量: 電流額定值:0.5 A 電壓額定值:50 V |
| 7125706712S | 制造商:Amphenol Aerospace 功能描述:Amphenol Miniature Cylindrical Connectors |
發(fā)布緊急采購，3分鐘左右您將得到回復。