參數(shù)資料
型號: 70V657S12BFG8
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: SRAM
英文描述: 32K X 36 DUAL-PORT SRAM, 12 ns, PBGA208
封裝: 15 X 15 MM, 1.40 MM HEIGHT, 0.80 MM PITCH, FPBGA-208
文件頁數(shù): 5/24頁
文件大?。?/td> 316K
代理商: 70V657S12BFG8
13
IDT70V659/58/57S
High-Speed 3.3V 128/64/32K x 36 Asynchronous Dual-Port Static RAM
Industrial and Commercial Temperature Ranges
Timing Waveform of Write Cycle No. 1, R/W Controlled Timing(1,5,8)
Timing Waveform of Write Cycle No. 2, CE Controlled Timing(1,5)
NOTES:
1. R/W or CE or BEn = VIH during all address transitions.
2. A write occurs during the overlap (tEW or tWP) of a CE = VIL and a R/W = VIL for memory array writing cycle.
3. tWR is measured from the earlier of CE or R/W (or SEM or R/W) going HIGH to the end of write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the CE or SEM = VIL transition occurs simultaneously with or after the R/W = VIL transition, the outputs remain in the High-impedance state.
6. Timing depends on which enable signal is asserted last, CE or R/W.
7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured 0mV from steady state with the Output Test Load
(Figure 2).
8. If OE = VIL during R/W controlled write cycle, the write pulse width must be the larger of tWP or (tWZ + tDW) to allow the I/O drivers to turn off and data to be
placed on the bus for the required tDW. If OE = VIH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the
specified tWP.
9. To access RAM, CE = VIL and SEM = VIH. To access semaphore, CE = VIH and SEM = VIL. tEW must be met for either condition.
R/
W
tWC
tHZ
tAW
tWR
tAS
tWP
DATAOUT
(2)
tWZ
tDW
tDH
tOW
OE
ADDRESS
DATAIN
(6)
(4)
(7)
BEn
4869 drw 08
(9)
CE or SEM
(9)
(7)
(3)
4869 drw 09
tWC
tAS
tWR
tDW
tDH
ADDRESS
DATAIN
R/
W
tAW
tEW
BEn
(3)
(2)
(6)
CE or SEM
(9)
相關(guān)PDF資料
PDF描述
71-570125-8P 8 CONTACT(S), ALUMINUM, CADMIUM PLATED, MALE, MIL SERIES CONNECTOR, SOLDER, RECEPTACLE
71-570125-8S 8 CONTACT(S), ALUMINUM, CADMIUM PLATED, FEMALE, MIL SERIES CONNECTOR, SOLDER, RECEPTACLE
71-570125-99P 23 CONTACT(S), ALUMINUM, CADMIUM PLATED, MALE, MIL SERIES CONNECTOR, SOLDER, RECEPTACLE
71-570125-99S 23 CONTACT(S), ALUMINUM, CADMIUM PLATED, FEMALE, MIL SERIES CONNECTOR, SOLDER, RECEPTACLE
71-570126-11P 11 CONTACT(S), ALUMINUM, CADMIUM PLATED, MALE, MIL SERIES CONNECTOR, SOLDER, RECEPTACLE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
70V657S12BFGI 功能描述:靜態(tài)隨機(jī)存取存儲器 32Kx36 STD-PWR, 3.3V DUAL-PORT RAM RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
70V657S12BFGI8 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Async Dual 3.3V 1.125M-Bit 32K x 36 12ns 208-Pin CABGA T/R 制造商:Integrated Device Technology Inc 功能描述:SRAM ASYNC DUAL 3.3V 1.125MBIT 32KX36 12NS 208FPBGA - Tape and Reel 制造商:Integrated Device Technology Inc 功能描述:32Kx36 STD-PWR, 3.3V DUAL-PORT RAM
70V657S12BFI 功能描述:靜態(tài)隨機(jī)存取存儲器 32Kx36 STD-PWR, 3.3V DUAL-PORT RAM RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
70V657S12BFI8 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Async Dual 3.3V 1.125M-Bit 32K x 36 12ns 208-Pin CABGA T/R 制造商:Integrated Device Technology Inc 功能描述:SRAM ASYNC DUAL 3.3V 1.125MBIT 32KX36 12NS 208CABGA - Tape and Reel 制造商:Integrated Device Technology Inc 功能描述:32Kx36 STD-PWR, 3.3V DUAL-PORT RAM
70V657S12DR 功能描述:靜態(tài)隨機(jī)存取存儲器 32Kx36 STD-PWR, 3.3V DUAL-PORT RAM RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray