- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄208010 > 5962H0521404VXA 200 MHz, OTHER CLOCK GENERATOR, CDFP48 PDF資料下載
參數(shù)資料
| 型號(hào)： | 5962H0521404VXA |
| 元件分類(lèi)： | XO, clock |
| 英文描述： | 200 MHz, OTHER CLOCK GENERATOR, CDFP48 |
| 封裝： | CERAMIC, DFP-48 |
| 文件頁(yè)數(shù)： | 16/22頁(yè) |
| 文件大?。?/td> | 174K |
| 代理商： | 5962H0521404VXA |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)當(dāng)前第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)
3
1.0 DEVICE CONFIGURATION:
The outputs of the UT7R995/C can be configured to run at fre-
quencies ranging from 6 MHz to 200 MHz. Each output bank
has the ability to run at separate frequencies and with various
phase skews. Furthermore, numerous clock division and multi-
plication options exist.
The following discussion and list of tables will summarize the
available configuration options for the UT7R995/C. Tables 1
through 12, are relevant to the following configuration discus-
sions.
Table 1. Feedback Divider Settings (N-factor)
Table 2. Reference Divider Settings (R-Factor)
Table 3. Output Divider Settings - Bank 3 (K-factor)
Table 4. Output Divider Settings - Bank 4 (M-Factor)
Table 5. Frequency Divider Summary
Table 6. Calculating Output Frequency Settings
Table 7. Frequency Range Select
Table 8. Multiplication Factor (MF) Calculation
Table 9. Signal Propagation Delays in Various Media
Table 10: Output Skew Settings
Table 11. PE/HD Settings
Table 12. Power Supply Constraints
1.1 Divider Configuration Settings:
The feedback input divider is controlled by the 3-level DS[1:0]
pins as indicated in Table 1 and the reference input divider is
controlled by the 3-level PD/DIV pin as indicated in Table 2.
Although the Reference divider will continue to operate when
the UT7R995/C is in the standard TEST mode of operation, the
Feedback Divider will not be available.
Notes:
1. When PD/DIV = LOW, the device enters power-down mode.
In addition to the reference and feedback dividers, the
UT7R995/C includes output dividers on Bank 3 and Bank 4,
which are controlled by 3F[1:0] and 4F[1:0] as indicated in Ta-
bles 3 and 4, respectively.
Notes:
1. These states are used to program the phase of the respective banks. Please see
Equation 1 along with Tables 8 and 10.
Notes:
1. These states are used to program the phase of the respective banks. Please see
Equation 1 along with Tables 8 and 10.
Each of the four divider options and their respective settings are
summarized in Table 5. By applying the divider options in Ta-
ble 5 to the calculations shown in Table 6, the user determines
the proper clock frequency for every output bank.
Table 1: Feedback Divider Settings (N-factor)
DS[1:0]
Feedback Input
Divider - (N)
Permitted Output
Divider (K or M)
Connected to FB
LL
2
1, 2 or 4
LM
3
1, 2 or 4
LH
4
1, 2, or 4
ML
5
1 or 2
MM
1
1, 2, or 4
MH
6
1 or 2
HL
8
1 or 2
HM
10
1
HH
12
1
Table 2: Reference Divider Settings (R-factor)
PD/DIV
Operating Mode
Reference Input
Divider - (R)
LOW 1
Powered Down
Not Applicable
MID
Normal Operation
2
HIGH
Normal Operation
1
Table 3: Output Divider Settings - Bank 3 (K-factor)
3F(1:0)
Bank 3 Output Divider - (K)
LL
2
HH
4
Other 1
1
Table 4: Output Divider Settings - Bank 4 (M-factor)
4F[1:0]
Bank 4 Output Divider (M)
LL
2
Other 1
1
Table 5: Frequency Divider Summary
Division
Factors
Available Divider Settings
N
1, 2, 3, 4, 5, 6, 8, 10, 12
R1, 2
K
1, 2, 4
M1, 2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 514DCAXXXXXXBAG | 250 MHz, OTHER CLOCK GENERATOR, PDSO6 |
| 514ECCXXXXXXAAGR | 125 MHz, OTHER CLOCK GENERATOR, PDSO6 |
| 514KCAXXXXXXBAGR | 250 MHz, OTHER CLOCK GENERATOR, PDSO6 |
| 514QBCXXXXXXBAGR | 125 MHz, OTHER CLOCK GENERATOR, PDSO6 |
| 514SCCXXXXXXAAG | 125 MHz, OTHER CLOCK GENERATOR, PDSO6 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 5962H94A0305QXC | 制造商: 功能描述: 制造商:undefined 功能描述: |
| 5962H9853701 | 制造商: 功能描述: 制造商:undefined 功能描述: |
| 5962L0051502VHA | 制造商:Analog Devices 功能描述:AEROSPACE 7NS SINGLE COMPARATOR - Trays |
| 5962L0052401VGA | 功能描述:校驗(yàn)器 IC RoHS:否 制造商:STMicroelectronics 產(chǎn)品: 比較器類(lèi)型: 通道數(shù)量: 輸出類(lèi)型:Push-Pull 電源電壓-最大:5.5 V 電源電壓-最小:1.1 V 補(bǔ)償電壓（最大值）:6 mV 電源電流（最大值）:1350 nA 響應(yīng)時(shí)間: 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SC-70-5 封裝:Reel |
| 5962L0052401VHA | 功能描述:校驗(yàn)器 IC RoHS:否 制造商:STMicroelectronics 產(chǎn)品: 比較器類(lèi)型: 通道數(shù)量: 輸出類(lèi)型:Push-Pull 電源電壓-最大:5.5 V 電源電壓-最小:1.1 V 補(bǔ)償電壓（最大值）:6 mV 電源電流（最大值）:1350 nA 響應(yīng)時(shí)間: 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SC-70-5 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。