參數(shù)資料
型號(hào): 5962F0521404VXA
元件分類: XO, clock
英文描述: 200 MHz, OTHER CLOCK GENERATOR, CDFP48
封裝: CERAMIC, DFP-48
文件頁數(shù): 8/22頁
文件大小: 174K
代理商: 5962F0521404VXA
16
Notes:
1. Reference Figure 11 for clock output loading circuit that is equivalent to the load circuit used for all AC testing.
2. Supplied as a design guideline. Neither guaranteed nor tested.
3. Test load = 40pF, terminated to VDD÷2. All outputs are equally loaded. See figure 11.
4. tPD is measured at 1.5V for VDD = 3.3V with XTAL1 rise/fall times of 1ns between 0.8V-2.0V.
5. tLOCK is the time that is required before outputs synchronize to XTAL1 as determined by the phase alignment between the XTAL1 and FB inputs. This specification
is valid with stable power supplies which are within normal operating limits.
6. Lock detector circuit will monitor the phase alignment between the XTAL1 and FB inputs. When the phase separation between these two inputs is greater than the
amount listed, then the LOCK pin will drop low signaling that the PLL is out of lock.
7. This parameter is guaranteed by measuring cycle-cycle jitter on 55,000, back-to-back clock cycles.
8. Guaranteed by characterization, but not tested.
tCCJ
7
Cycle-cycle jitter
Divide by 1 output frequency,
FB = divide by 12
--
50
ps
Symbol
Description
Condition
Min.
Max.
Unit
相關(guān)PDF資料
PDF描述
5962H0521404VXA 200 MHz, OTHER CLOCK GENERATOR, CDFP48
514DCAXXXXXXBAG 250 MHz, OTHER CLOCK GENERATOR, PDSO6
514ECCXXXXXXAAGR 125 MHz, OTHER CLOCK GENERATOR, PDSO6
514KCAXXXXXXBAGR 250 MHz, OTHER CLOCK GENERATOR, PDSO6
514QBCXXXXXXBAGR 125 MHz, OTHER CLOCK GENERATOR, PDSO6
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
5962F1023501KXA 制造商:International Rectifier 功能描述:RAD HARD ULDO - Bulk
5962F1023502K4A 制造商:International Rectifier 功能描述:RAD HARD ULDO - Bulk
5962F1023502K5A 制造商:International Rectifier 功能描述:RAD HARD ULDO - Bulk
5962F1023502K6A 制造商:International Rectifier 功能描述:RAD HARD ULDO - Bulk
5962F1023502KYA 制造商:International Rectifier 功能描述:RAD HARD ULDO - Bulk