參數(shù)資料
型號: 514ECCXXXXXXAAGR
廠商: SILICON LABORATORIES
元件分類: XO, clock
英文描述: 125 MHz, OTHER CLOCK GENERATOR, PDSO6
封裝: 5 X 7 MM, ROHS COMPILANT PACKAGE-6
文件頁數(shù): 5/32頁
文件大小: 267K
代理商: 514ECCXXXXXXAAGR
Si514
Preliminary Rev. 0.9
13
6. Determine values for LP1 and LP2 according to Table 10:
7. Write new LP1, LP2, M_Frac, M_Int, HS_DIV and LS_DIV register values (be sure to write M_Int[8:3] (Register
9) after writing to the M_Frac registers (Registers 5-8)
8. Write FCAL (Register 132, bit 0) to a 1 (this bit auto-resets, so it will always read as 0).
9. Enable the output: Write OE register bit to a 1.
The Si514 does not automatically detect large frequency changes. The user needs to assert the FCAL register bit
to initiate the calibration cycle required to re-center the VCO around the new frequency. Large frequency changes
are discontinuous and output may skip to intermediate frequencies or generate glitches. Resetting the OE bit
before FCAL will prevent intermediate frequencies from appearing on the output while Si514 completes a
calibration cycle and settles to F'CENTER. Settling time for large frequency changes is 10 msec maximum.
Example 2.2:
The user has a part that is programmed with SPEED_GRADE_MIN = 20 and SPEED_GRADE_MAX = 250 that is
programmed from the factory for FOUT = 50 MHz and wants to change to an STS-1 rate of 51.84 MHz. This
represents a change of +36,800 ppm which exceeds ±1000 ppm and therefore requires a large frequency change
process.
1. Write Reg 132, bit 2 to a 0 to disable the output.
2. Since 51.84 MHz is not in Table 2.1, the divider parameters must be calculated.
3. Calculate LS_DIV by using Eq 2.7:
a. LS_DIV = 2080/(51.84 x 1022) = 0.039
b. Since 0.039 < 1, use a divide-by-one (bypass), therefore LS_DIV = 0
4. Calculate HS_DIV(MIN) by using Eq 2.9:
a. HS_DIV(MIN) = 2080/(51.84 x 1) = 40.123
b. Since 40.123 > 40, use HS_DIV(MIN) = 42 = 0x2A
5. From Eq 2.11:
a. M = 1 x 42 x 51.84/31.98 = 68.08255159474
b. M_Int = 68 = 0x44
c. M_Frac = 0.08255259474 x 229 = 44,320,087 = 0x2A44557
6. From Table 2.2:
a. LP1 = 3
b. LP2 = 3
7. Write Registers 0, 5-11:
a. Register 0 = 0x33
b. Register 5 = 0x57 (M_Frac[7:0])
c. Register 6 = 0x45 (M_Frac[15:8])
Table 10. LP1, LP2 Values
Fvco_max
Fvco_min
M_max
M_min
LP1
LP2
2500000000.00000
2425467616.18572
78.173858662
75.843265046
4
2425467616.18572
2332545246.89005
75.843265046
72.937624981
3
4
2332545246.89005
2170155235.53450
72.937624981
67.859763463
3
2170155235.53450
2087014168.27005
67.859763463
65.259980246
2
3
2087014168.27005
2080000000.00000
65.259980246
65.040650407
2
相關(guān)PDF資料
PDF描述
514KCAXXXXXXBAGR 250 MHz, OTHER CLOCK GENERATOR, PDSO6
514QBCXXXXXXBAGR 125 MHz, OTHER CLOCK GENERATOR, PDSO6
514SCCXXXXXXAAG 125 MHz, OTHER CLOCK GENERATOR, PDSO6
5962-9162303MXC GRAPHICS PROCESSOR, CPGA145
5962H9215308QUX 32K X 8 STANDARD SRAM, 40 ns, DFP36
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
514F 功能描述:風(fēng)扇 50x15mm 24VDC 12CFM 1W 5000RPM 30dBA SB RoHS:否 制造商:Sanyo Denki 產(chǎn)品:Fans 電流類型: 電源電壓:48 V 氣流:636 CFM 軸承類型: 噪聲:83 dBA 速度:6400 RPM 功率額定值:264 W 框架尺寸 (mm):172 mm x 150 mm x 102 mm 外殼材料:Aluminum 端接類型:Wire 系列:
514F 制造商:ebm-papst Inc 功能描述:FAN 50MM 24VDC
514F 制造商:ebm-papst Inc 功能描述:Axial Fan
514FAA000115BAG 功能描述:100kHz ~ 250MHz LVDS XO (Standard) Programmable Oscillator Surface Mount 2.5V 23mA Enable/Disable 制造商:silicon labs 系列:Si514 包裝:托盤 零件狀態(tài):有效 類型:XO(標(biāo)準(zhǔn)) 可編程類型:空白(須由用戶啟用程序) 可用頻率范圍:100kHz ~ 250MHz 功能:啟用/禁用 輸出:LVDS 電壓 - 電源:2.5V 頻率穩(wěn)定度:±50ppm 頻率穩(wěn)定性(總體):±100ppm 工作溫度:-40°C ~ 85°C 擴(kuò)頻帶寬:- 電流 - 電源(最大值):23mA 等級:- 安裝類型:表面貼裝 封裝/外殼:6-SMD,無引線(DFN,LCC) 大小/尺寸:0.197" 長 x 0.126" 寬(5.00mm x 3.20mm) 高度:0.050"(1.28mm) 電流 - 電源(禁用)(最大值):18mA 標(biāo)準(zhǔn)包裝:50
514FBA000159AAG 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Trays