參數(shù)資料
型號(hào): 28F016XS
廠商: Intel Corp.
英文描述: 16-Mbit Synchronous Flash Memory(16M位同步閃速存儲(chǔ)器)
中文描述: 16兆位同步閃存(1,600位同步閃速存儲(chǔ)器)
文件頁(yè)數(shù): 13/54頁(yè)
文件大?。?/td> 830K
代理商: 28F016XS
E
2.1
28F016XS FLASH MEMORY
13
Lead Descriptions
(Continued)
Symbol
Type
Name and Function
CLK
INPUT
CLOCK:
Provides the fundamental timing and internal operating frequency.
CLK latches input addresses in conjunction with ADV#, times out the desired
output SFI Configuration as a function of the CLK period, and synchronizes
device outputs. CLK can be slowed or stopped with no loss of data or
synchronization. CLK is ignored during program operations.
ADV#
INPUT
ADDRESS VALID:
Indicates that a valid address is present on the address
inputs. ADV# low at the rising edge of CLK latches the address on the address
inputs into the flash memory and initiates a read access to the even or odd
bank depending on the state of A
1
. ADV# is ignored during program operations.
RY/BY#
OPEN
DRAIN
OUTPUT
READY/BUSY:
Indicates status of the internal WSM. When low, it indicates
that the WSM is busy performing an operation. RY/BY# high indicates that the
WSM is ready for new operations, erase is suspended, or the device is in deep
power-down mode. This output is always active (i.e., not floated to tri-state off
when OE# or CE
0
#, CE
1
# are high).
WP#
INPUT
WRITE PROTECT:
Erase blocks can be locked by writing a nonvolatile lock-bit
for each block. When WP# is low, those locked blocks as reflected by the
Block-Lock Status bits (BSR.6), are protected from inadvertent data programs
or erases. When WP# is high, all blocks can be written or erased regardless of
the state of the lock-bits. The WP# input buffer is disabled when RP#
transitions low (deep power-down mode).
BYTE#
INPUT
BYTE ENABLE:
BYTE# low places device in x8 mode. All data is then input or
output on DQ
0
–7
, and DQ
8–15
float. Address A
0
selects between the high and
low byte. BYTE# high places the device in x16 mode, and turns off the A
0
input
buffer. Address A
1
then becomes the lowest order address.
3/5#
INPUT
3.3/5.0 VOLT SELECT:
3/5# high configures internal circuits for 3.3V
operation. 3/5# low configures internal circuits for 5.0V operation.
NOTE:
Reading the array with 3/5# high in a 5.0V system could damage the device.
Reference the power-up and reset timings (Section 5.10) for 3/5# switching
delay to valid data.
V
PP
SUPPLY
PROGRAM/ERASE POWER SUPPLY (12.0V ± 0.6V, 5.0V ± 0.5V) :
For erasing memory array blocks or writing words/bytes into the flash array.
V
PP
= 5.0V ± 0.5V eliminates the need for a 12.0V converter, while the 12.0V ±
0.6V option maximizes program/erase performance.
Successful completion of program and erase attempts is inhibited with V
PP
at
or below 1.5V. Program and erase attempts with V
PP
between 1.5V and 4.5V,
between 5.5V and 11.4V, and above 12.6V produce spurious results and
should not be attempted.
V
CC
SUPPLY
DEVICE POWER SUPPLY (3.3V ± 5%, 5.0V ± 5%):
To switch 3.3V to 5.0V (or vice versa), first ramp V
CC
down to GND, and then
power to the new V
CC
voltage. Do not leave any power pins floating.
相關(guān)PDF資料
PDF描述
28F020 5 V Bulk Erase Flash Memory(5V 整體擦寫(xiě)閃速存儲(chǔ)器)
28F128J3A 3 Volt Intel StrataFlash Memory(3 V 128M位Strata閃速存儲(chǔ)器)
28F320J3A 3 Volt Intel StrataFlash Memory(3 V 32M位英特爾StrataFlash存儲(chǔ)器)
28F640J3A 3 Volt Intel StrataFlash Memory(3 V 64M位英特爾StrataFlash存儲(chǔ)器)
28F128 3 Volt Intel StrataFlash Memory
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
28F0181-1SR-10 功能描述:電磁干擾濾波珠子、扼流圈和陣列 115ohms 100MHz 10A Broad Band Frequency RoHS:否 制造商:AVX 阻抗: 最大直流電流:35 mA 最大直流電阻: 容差: 端接類(lèi)型:SMD/SMT 電壓額定值:25 V 工作溫度范圍:- 25 C to + 85 C 封裝 / 箱體:0603 (1608 metric)
28F020 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:28F020 2048K (256K X 8) CMOS FLASH MEMORY
28F020-150 制造商: 功能描述: 制造商:undefined 功能描述:
28F020G12 制造商: 功能描述: 制造商:undefined 功能描述:
28F020N12 制造商: 功能描述: 制造商:undefined 功能描述: